| 전자부품 데이터시트 검색엔진 |
|
STM32W108HB 데이터시트(PDF) 60 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32W108HB 데이터시트(HTML) 60 Page - STMicroelectronics |
|
60 / 278 page ![]() System modules STM32W108HB STM32W108CC STM32W108CB STM32W108CZ 60/278 Doc ID 16252 Rev 14 6.4.4 Event timer The SysTick timer is an ARM® standard system timer in the NVIC. The SysTick timer can be clocked from either the FCLK (the clock going into the CPU) or the Sleep Timer clock. FCLK is either the SCLK or PCLK as selected by CLK_CPUCR (see Section 6.3.5: Clock switching on page 51). 6.4.5 Slow timer (MAC timer, Watchdog, and Sleeptimer) control and status registers These registers are powered from the always-on power domain. All registers are only writable when in System mode MACTimer counter register (MACTMR_CNTR) Address: 0x4000 2038 Reset value: 0x0000 0000 Reserved, must be kept at reset value CNT[19:0]: MAC timer counter value MACTimer counter register (MACTMR_CR) Address: 0x4000 208C Reset value: 0x0000 0000 Reserved, must be kept at reset value RST: MAC timer reset EN: MAC timer enable 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Reserved CNT[19:16] rw rw rw rw 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 CNT[15:0] rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw rw Bits [31:20] Bits [19:0] 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 Reserved 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Reserved RST EN rw rw Bits [31:2] Bit 1 Bit 0 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |