전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32W108HB 데이터시트(PDF) 90 Page - STMicroelectronics

부품명 STM32W108HB
상세설명  High-performance, IEEE 802.15.4 wireless system-on-chip with up to 256 Kbytes of embedded Flash memory
PDF  278 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32W108HB 데이터시트(HTML) 90 Page - STMicroelectronics

Back Button STM32W108HB Datasheet HTML 86Page - STMicroelectronics STM32W108HB Datasheet HTML 87Page - STMicroelectronics STM32W108HB Datasheet HTML 88Page - STMicroelectronics STM32W108HB Datasheet HTML 89Page - STMicroelectronics STM32W108HB Datasheet HTML 90Page - STMicroelectronics STM32W108HB Datasheet HTML 91Page - STMicroelectronics STM32W108HB Datasheet HTML 92Page - STMicroelectronics STM32W108HB Datasheet HTML 93Page - STMicroelectronics STM32W108HB Datasheet HTML 94Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 90 / 278 page
background image
General-purpose input/output
STM32W108HB STM32W108CC STM32W108CB STM32W108CZ
90/278
Doc ID 16252 Rev 14
The alternate outputs of PA4 and PA5 can either provide packet trace data (PTI_EN and
PTI_DATA), or synchronous CPU trace data (TRACEDATA2 and TRACEDATA3).
If a GPIO does not have an associated peripheral in alternate output mode, its output is set
to 0.
8.1.3
Forced functions
For some GPIOs the GPIOx_CRH/L configuration may be overridden. Table 15 shows the
GPIOs that can have different functions forced on them regardless of the GPIOx_CRH/L
registers.
Note:
The DEBUG_DIS bit in the GPIO_DBGCR register can disable the Serial Wire/JTAG
debugger interface. When this bit is set, all debugger-related pins (PC0, PC2, PC3, PC4)
behave as standard GPIO.
EXTREGEN bit set in the GPIO_DBGCR
register
Open-drain output
Debugger interface is active in JTAG mode
Input with pull up
Debugger interface is active in JTAG mode
Push-pull output
Debugger interface is active in JTAG mode
Input with pull up
Debugger interface is active in JTAG mode
Input with pull up
Debugger interface is active in Serial Wire
mode
Bidirectional (push-pull
output or floating input)
controlled by debugger
interface
8.1.4
Reset
A full chip reset is one due to power on (low or high voltage), the NRST pin, the watchdog, or
the SYSRESETREQ bit. A full chip reset affects the GPIO configuration as follows:
The GPIOx_CRH/L configurations of all pins are configured as floating inputs.
The EXTREGEN bit is set in the GPIO_DBGCR register, which overrides the normal
configuration for PA7.
The DBGDIS bit in the GPIO_DBGCR register is cleared, allowing Serial Wire/JTAG
access to override the normal configuration of PC0, PC2, PC3, and PC4.
Table 15.
GPIO forced functions
GPIO
Override condition
Forced function
Forced signal
PA7
REG_EN
PC0
JRST
PC2
JTDO
PC3
JDTI
PC4
JTMS
PC4
SWDIO



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com