전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STM32W108HB 데이터시트(PDF) 62 Page - STMicroelectronics

부품명 STM32W108HB
상세설명  High-performance, IEEE 802.15.4 wireless system-on-chip with up to 256 Kbytes of embedded Flash memory
PDF  278 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32W108HB 데이터시트(HTML) 62 Page - STMicroelectronics

Back Button STM32W108HB Datasheet HTML 58Page - STMicroelectronics STM32W108HB Datasheet HTML 59Page - STMicroelectronics STM32W108HB Datasheet HTML 60Page - STMicroelectronics STM32W108HB Datasheet HTML 61Page - STMicroelectronics STM32W108HB Datasheet HTML 62Page - STMicroelectronics STM32W108HB Datasheet HTML 63Page - STMicroelectronics STM32W108HB Datasheet HTML 64Page - STMicroelectronics STM32W108HB Datasheet HTML 65Page - STMicroelectronics STM32W108HB Datasheet HTML 66Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 278 page
background image
System modules
STM32W108HB STM32W108CC STM32W108CB STM32W108CZ
62/278
Doc ID 16252 Rev 14
Watchdog kick-start register (WDG_KICKSR)
Write any value to this register to kick-start the watchdog.
Address:
0x4000 6008
Reset value:
0x0000 0000
Reserved, must be kept at reset value
KS[15:0]:
Sleep timer configuration register (SLPTMR_CR)
This register sets the various options for the Sleep timer.
Address:
0x4000 600C
Reset value:
0x0000 0400
REVERSE
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Reserved
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
KS[15:0]
w
wwww
w
w
w
w
w
w
w
w
w
w
w
Bits [31:16]
Bits [15:0]
Watchdog kick-start value: write any value to restart the watchdog.
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
Reserved
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reserved
EN
DBGP
Reserved
PSC[3:0]
Reserved
CLK
SEL
rw
rw
rw
rw
rw
rw
rw
rw
Bits [31:13] Reserved, must be kept at reset value
Bit 12 REVERSE:
0: Count forward
1: Count backwards
Only changes when EN is set to ‘0’
Bit 11 EN:
0: Disable sleep timer
1: Enable sleep timer
To change other register bits (REVERSE, PSC, CLKSEL), this bit must be set to ‘0’.
Enabling/Disabling latency can be up 2 to 3 clock-periods of selected clock.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com