전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

WM8778SEDS/R 데이터시트(PDF) 31 Page - Wolfson Microelectronics plc

부품명 WM8778SEDS/R
상세설명  24-bit, 192kHz Stereo CODEC
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8778SEDS/R 데이터시트(HTML) 31 Page - Wolfson Microelectronics plc

Back Button WM8778SEDS/R Datasheet HTML 27Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 28Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 29Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 30Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 31Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 32Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 33Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 34Page - Wolfson Microelectronics plc WM8778SEDS/R Datasheet HTML 35Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 50 page
background image
Production Data
WM8778
w
PD Rev 4.0 April 2005
31
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
7:0
LAG[7:0]
11001111
(0dB)
Attenuation Data for Left Channel ADC Gain in 0.5dB steps. See
Table 14.
R14 (0Eh)
0001110
Attenuation
ADCL
8
ZCLA
0
Left Channel ADC Zero Cross Enable:
0: Zero cross disabled
1: Zero cross enabled
7:0
RAG[7:0]
11001111
(0dB)
Attenuation data for right channel ADC gain in 0.5dB steps. See
Table 14.
R15 (0Fh)
0001111
Attenuation
ADCR
8
ZCRA
0
Right Channel ADC Zero Cross Enable:
0: Zero cross disabled
1: Zero cross enabled
6
MUTERA
0
Mute for Right Channel ADC
0: Mute Off
1: Mute on
7
MUTELA
0
Mute for Left Channel ADC
0: Mute Off
1: Mute on
R21 (15h)
0010101
ADC Input Mux
8
LRBOTH
0
Right Channel Input PGA Controlled by Left Channel Register
0 : Right channel uses RAG and MUTERA.
1 : Right channel uses LAG and MUTELA.
ADC HIGHPASS FILTER DISABLE
The ADC digital filters contain a digital high pass filter. This defaults to enabled and can be disabled
using software control bit ADCHPD.
REGISTER ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R11 (0Bh)
0001011
ADC Control
8
ADCHPD
0
ADC High Pass Filter Disable:
0: High pass filter enabled
1: High pass filter disabled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com