AT697F datasheet(68/155 Pages) ATMEL

68 / 155 page

7703C–AERO–6/09

AT697F ADVANCE INFORMATION

TAP Architecture

The TAP implemented in the AT697 consists of a TAP interface, a TAP controller, plus a number

of shift registers including an instruction register (IR) and some registers .

Figure 43. AT697 TAP Architecture

TCK

Reset

TRST

TAP

Controller

TDO

TDI

TMS

TCK

Clock DR

Shift DR

Update DR

Clock IR

Shift IR

Update IR

∇

. . . .

Select

Ena TDO

Design-Specific Data

Mux

. . . .

. . . . . . . . .

Test

Data Registers

Instruction Decode

Instruction Register

Bypass Register

Boundary Scan Register

Device ID Register

TAP Controller

The TAP controller is a synchronous finite state machine (FSM) which controls the sequence of

operations of the JTAG test circuitry, in response to changes at the JTAG bus. (Specifically, in

response to changes at the TMS input with respect to the TCK input.)

The TAP controller FSM implements the state (16 states) diagram as detailed in the following

diagram. The IR is a 3-bit register which allows a test instruction to be shifted into the AT697.

The instruction selects the test to be performed and the test data register to be accessed.

Although any number of loops may be supported by the TAP, the finite state machine in the TAP

controller only distinguishes between the IR and a DR. The specific DR can be decoded from the

instruction in the IR.

AT697F 데이터시트(PDF) 68 Page - ATMEL Corporation

AT697F 데이터시트(HTML) 68 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL