AT697F datasheet(10/155 Pages) ATMEL

10 / 155 page

7703C–AERO–6/09

AT697F ADVANCE INFORMATION

Pin Description

ATMEL Convention

‘*’ attached to a signal (e.g OE*) designate an active-low signal.

When a bit of a register is writen in C-like style (e.g MCFG2 RAMWWS) it must be read as the

RAMWWS bit in the register MCFG2.

IU and FPU Signals

A[27:0] - Address bus (output)

A[27:0] bus carries the addresses during accesses to external memory. When access to cache

memory is performed, the address of the last external memory access remains driven on the

address bus.

D[31:0] - Data bus (bi-directional)

D[31:0] bus carries the data during accesses to memory. The processor automatically config-

ures the bus as output and drive the lines during write transactions.

During accesses to 8-bit areas, only D[31:24] are used.

CB[7:0] - Check bits (bi-directional)

CB[6:0] bus carries the EDAC checkbits during memory accesses. CB[7]

(1) takes the value of

tcb[7] in the error control register. Processor only drives CB[7:0] during write transactions to

areas programmed to be EDAC protected.

Note:

1. CB[7] is implemented to enable programming of flash memories. When only 7 bits are useful

for EDAC protection, 8 are needed for programming.

Memory Interface

Signals

General management

OE* - Output enable (output)

This active low output is asserted during read transactions on the memory bus.

BRDY* - Bus ready (input)

When driven low, this input indicates to the processor that the current memory access can be

terminated on the next rising clock edge. When driven high, this input indicates to the processor

that it must wait and not end the current access.

READ - Read transaction (output)

This active high output is asserted during read transactions on the memory bus.

WRITE* - Write enable (output)

This active low output provides a write strobe during write transactions on the memory bus.

PROM

ROMS*[1:0] - PROM chip-select (output)

These active low outputs provide the chip-select signal for the PROM area. ROMS*[0] is

asserted when the lower half of the PROM area is accessed (0 - 0x10000000), while ROMS*[1]

is asserted for the upper half.

SRAM

RAMOE*[4:0] - RAM output enable (output)

These active low signals provide an individual output enable for each RAM bank.

RAMS*[4:0] - RAM chip-select (output)

These active low outputs provide the chip-select signals for each RAM bank.

RWE* [3:0] - RAM write enable (output)

These active low outputs provide individual write strobes for each byte. RWEN[0] controls

D[31:24], RWEN[1] controls D[23:16], etc.

I/O

IOS* - I/O select (output)

AT697F 데이터시트(PDF) 10 Page - ATMEL Corporation

AT697F 데이터시트(HTML) 10 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL