AT697F datasheet(75/155 Pages) ATMEL

75 / 155 page

AT697F ADVANCE INFORMATION

7703C–AERO–6/09

Figure 49.

SKEW[1:0]

CLK1 tree

CLK2 tree

CLK3 tree

BYPASS

CLK

PLL

cpu clock

D2 = D1

D4 = D3 = 2 * D1

CPU clock tree overview

Three configuration of skew are available :

•

SKEW[1:0] = ’00’ : natural skew corresponding to the intrinsec routage of the chip

•

SKEW[1:0] = ’01’ : medium skew ‘artificially’ injected

•

SKEW[1:0] = ’10’ : maximum skew ‘artificially’ injected

The remaining configuration (SKEW[1:0] = ’11’) is reserved and must not be used at application

level.

Table 28. SKEW assignements

SKEW[1:0]

DELAY

Comments

CLK1 -> CLK2

CLK1 -> CLK3

‘00’

natural

natural skew

‘01’

medium skew

‘10’

D1 + D2

D3 + D4

maximum skew

‘11’

Reserved

Use of a high level of skew improves the efficiency of SET prevention but leads to an operating

loss performance. Maximum speed is decreased and timings on the interfaces are slower than

with natural skew. Refer to the ’Electrical Characteristics’ section for detailed timings at each

skew.

AT697F 데이터시트(PDF) 75 Page - ATMEL Corporation

AT697F 데이터시트(HTML) 75 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL