AT697F datasheet(24/155 Pages) ATMEL

24 / 155 page

7703C–AERO–6/09

AT697F ADVANCE INFORMATION

Non Maskable

Interrupt (NMI)

The AT697F handles interrupt 15 (trap type TT = 0x1F). This interrupt can not be masked by the inte-

ger unit of the processor. It shall be used with care as the NMI of the processor.

I/O interrupts

As an alternate function of the general purpose interface, the AT697F allows to input interrupt

from external devices. Up to eight external interrupts can be programmed at the same time. The

external interrupts are assigned to interrupt 4, 5, 6, 7,10, 12, 13 and 15.

Two registers are defined for configuration of the IO interrupts :

•

IOIT1 register is used for control of IO interrupt 0, 1, 2 and 3

•

IOIT2 register is used for control of IO interrupt 4, 5, 6 and 7

Each I/O interrupt is controlled through four fields in one of the above register (IOITx) : ENx,

LEx, PLx and ISELx.

An I/O interrupt is enabled setting logical one to IOITx ENx . Setting this bit logical zero dis-

ables the interrupt. The IOITx ISELx defines which port of the general purpose interface should

generate I/O interrupt x. The port can be selected from within PIO[15:0] and D[15:0]*.

Each I/O interrupt can have its trigger mode and its polarity individually configured. When bit

IOITx LEx is set logical one, the corresponding I/O interrupt is edge triggered. If the polarity bit

IOITx PLx is driven logical one the interrupt triggers when a rising edge is applied on the pin. If

the polarity bit is driven logical zero the interrupt triggers when a falling edge is applied on the

pin.

When the bit IOITx LEx is set logical zero, the corresponding I/O interrupt is level sensitive. If

the polarity bit IOITx PLx is driven logical one the interrupt triggers when a high level is applied

on the pin. If the polarity bit is driven logical zero the interrupt triggers when a low level is applied

on the pin.

The following table summarizes the I/O interrupt configurations.

Table 10.

LEx

PLx

Trigger

low level

high level

falling edge

rising edge

I/O Interrupt Configuration

0x12

UART 2

0x11

Internal bus error

Interrupt

TT (Trap Type)

Source

AT697F 데이터시트(PDF) 24 Page - ATMEL Corporation

AT697F 데이터시트(HTML) 24 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL