AT697F datasheet(92/155 Pages) ATMEL

92 / 155 page

Table 55. Fail Address Register - FAILAR

Address = 0x8000000C

fa[31:0]

xxxx xxxx xxxx xxxx xxxx xxxx xxxx xxxx

Bit Number

Mnemonic

Description

31..0

fa[31:0]

Failing Address

This field contains the address of the access that triggered an error response. This register is updated each

time an error occurs on the internal bus.

Table 56. Fail Status Register - FAILSR

Address = 0x80000010

reserved

hmaster[3:0]

hsize[2:0]

r/w

r/w r/w

xxxxxxxxxxxxxxx

Bit Number

Mnemonic

Description

EDAC Correctable error

Set when a correctable EDAC error is detected.

Error Valid.

Set when a new error occurred.

Read/Write.

This bit is set if the failed access was a read cycle, otherwise it is cleared.

6..3

hmaster[3:0]

AHB master.

This field contains the HMASTER[3:0] of the failed access.

2..0

hsize[2:0]

Transfer Size.

This filed contains the HSIZE[2:0] of the failed transfer.

7703C–AERO–6/09

AT697F ADVANCE INFORMATION

Note:

Any access triggering an error response on the AHB bus will be registered in two registers; AHB

failing address register and AHB status register.The failing address register will store the address

of the access while the AHB status register will store the access and error type.The registers are

updated when an error occur, and the EV (error valid) is not set. When the EV bit is set, interrupt 1

is generated to inform the processor about the error. After an error, the EV bit has to be reset by

software.

AT697F 데이터시트(PDF) 92 Page - ATMEL Corporation

AT697F 데이터시트(HTML) 92 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL