| 전자부품 데이터시트 검색엔진 |
|
AT697F 데이터시트(PDF) 31 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT697F 데이터시트(HTML) 31 Page - ATMEL Corporation |
|
31 / 155 page ![]() AT697F ADVANCE INFORMATION 31 7703C–AERO–6/09 Figure 14. RAM Protection Mode Overview Segment 2 Segment 1 Segment 2 Segment mode (bp = 0) Write trap Block mode (bp = 1) RAM RAM Segment 1 Write trap Write trap Write trap Write trap START1 END1 START2 END2 START1 END1 START2 END2 Mask Scheme Two block protection units are available for RAM area. Each one is controlled through a write protection register (WPRn). Two major fields are defined : a TAG and a MASK. • The TAG defines the 15 most significant bits of the address of the block to be write protected. • The Mask specifies which bits of the TAG are really relevant for the protection. The write protection on the RAM area is enabled setting logical one in WPRx EN. If this bit is set logical zero, no protection is activated. Two protection modes can be programmed. If the WPRx BP is set logical one the protection is active within the segment. If this bit is set logical zero, the exterior of the segment is protected. Figure 15. RAM Protection Mode Overview Segment 2 Segment 1 Segment 2 Segment mode (bp = 0) Write trap Block mode (bp = 1) RAM RAM Segment 1 Write trap Write trap Write trap Write trap |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |