전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

EM351-RTR 데이터시트(PDF) 130 Page - List of Unclassifed Manufacturers

부품명 EM351-RTR
상세설명  High-Performance, Integrated ZigBee/802.15.4 System-on-Chip
PDF  240 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ETC2 [List of Unclassifed Manufacturers]
홈페이지  
Logo ETC2 - List of Unclassifed Manufacturers

EM351-RTR 데이터시트(HTML) 130 Page - List of Unclassifed Manufacturers

Back Button EM351-RTR Datasheet HTML 126Page - List of Unclassifed Manufacturers EM351-RTR Datasheet HTML 127Page - List of Unclassifed Manufacturers EM351-RTR Datasheet HTML 128Page - List of Unclassifed Manufacturers EM351-RTR Datasheet HTML 129Page - List of Unclassifed Manufacturers EM351-RTR Datasheet HTML 130Page - List of Unclassifed Manufacturers EM351-RTR Datasheet HTML 131Page - List of Unclassifed Manufacturers EM351-RTR Datasheet HTML 132Page - List of Unclassifed Manufacturers EM351-RTR Datasheet HTML 133Page - List of Unclassifed Manufacturers EM351-RTR Datasheet HTML 134Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 130 / 240 page
background image
EM351 / EM357
Figure 9-13. TI2 External Clock Connection Example
For example, to configure the up-counter to count in response to a rising edge on the TI2 input, use the
following procedure:
Configure channel 2 to detect rising edges on the TI2 input: Write TIM_CC2S = 01 in the TIMx_CCMR1
register.
Configure the input filter duration: Write the TIM_IC2F bits in the TIMx_CCMR1 register (if no filter is
needed, keep TIM_IC2F = 0000).
Note: The capture prescaler is not used for triggering, so it does not need to be configured.
Select rising edge polarity: Write TIM_CC2P = 0 in the TIMx_CCER register.
Configure the timer in external clock mode 1: Write TIM_SMS = 111 in the TIMx_SMCR register.
Select TI2 as the input source: Write TIM_TS = 110 in the TIMx_SMCR register.
Enable the counter: Write TIM_CEN = 1 in the TIMx_CR1 register.
When a rising edge occurs on TI2, the counter counts once and the INT_TIMTIF flag is set. The delay between
the rising edge on TI2 and the actual clock of the counter is due to the resynchronization circuit on the TI2
input. The relationship between rising edges on TI2 and the resulting counter clocks is shown in Figure 9-14.
Figure 9-14. Control Circuit in External Clock Mode 1
9.3.3.3
External Clock Source Mode 2
This mode is selected by writing TIM_ECE = 1 in the TIMx_SMCR register. The counter can count at each rising
or falling edge on the external trigger input ETR.
The TIM_EXTRIGSEL bits in the TIMx_OR register select a clock signal that drives ETR, as shown in Table 9-2.
9-10
120-035X-000D
Preliminary



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com