| 전자부품 데이터시트 검색엔진 |
|
WM8946ECS/R 데이터시트(PDF) 68 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8946ECS/R 데이터시트(HTML) 68 Page - Wolfson Microelectronics plc |
|
68 / 175 page ![]() WM8946 Production Data w PD, July 2012, Rev 4.3 68 POP SUPPRESSION CONTROL The WM8946 incorporates a number of features which are designed to suppress pops normally associated with Start-Up, Shut-Down or signal path control. These include the option to maintain an analogue output to VMID even when the output driver is disabled. In addition, there is the ability to actively discharge an output to GND. Note that, to achieve maximum benefit from these features, careful attention may be required to the sequence and timing of these controls. DISABLED OUTPUT CONTROL The line outputs and speaker outputs are biased to VMID in normal operation. In order to avoid audible pops caused by a disabled signal path dropping to GND, the WM8946 can maintain these connections at VMID when the relevant output stage is disabled. This is achieved by connecting a buffered VMID reference to the output. The buffered VMID reference is enabled by setting VMID_BUF_ENA. This is applied to any disabled outputs, provided that the respective _VMID_OP_ENA bit is also set. The output resistance can be either 1k or 20k, depending on the respective _VROI register bit. The disabled output control bits are described in Table 43. See “Output Signal Path” for details of how to disable any of the audio outputs. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION R2 (02h) Power management 1 2 VMID_BUF_ENA 0 VMID Buffer Enable. (The buffered VMID may be applied to disabled input and output pins.) 0 = Disabled 1 = Enabled R42 (2Ah) Output ctrl 13 SPKR_VMID_OP _ENA 0 Buffered VMID to SPKOUTR Enable 0 = Disabled 1 = Enabled 12 SPKL_VMID_OP_ ENA 0 Buffered VMID to SPKOUTL Enable 0 = Disabled 1 = Enabled 11 LINER_VMID_OP _ENA 0 Buffered VMID to LINEOUTR Enable 0 = Disabled 1 = Enabled 10 LINEL_VMID_OP _ENA 0 Buffered VMID to LINEOUTL Enable 0 = Disabled 1 = Enabled 1 SPK_VROI 0 Buffered VREF to SPKOUTL / SPKOUTR resistance (Disabled outputs) 0 = approx 20k 1 = approx 1k 0 LINE_VROI 0 Buffered VREF to LINEOUTL / LINEOUTR resistance (Disabled outputs) 0 = approx 20k 1 = approx 1k Table 43 Disabled Output Control |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |