전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

WM8946ECS/R 데이터시트(PDF) 101 Page - Wolfson Microelectronics plc

부품명 WM8946ECS/R
상세설명  Stereo Low-Power CODEC with Video Buffer
PDF  175 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  WOLFSON [Wolfson Microelectronics plc]
홈페이지  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8946ECS/R 데이터시트(HTML) 101 Page - Wolfson Microelectronics plc

Back Button WM8946ECS/R Datasheet HTML 97Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 98Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 99Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 100Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 101Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 102Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 103Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 104Page - Wolfson Microelectronics plc WM8946ECS/R Datasheet HTML 105Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 101 / 175 page
background image
Production Data
WM8946
w
PD, July 2012, Rev 4.3
101
POWER MANAGEMENT
The WM8946 has two control registers that allow users to select which functions are active. For
minimum power consumption, unused functions should be disabled. To minimise pop or click noise,
it is important to enable or disable these functions in the correct order, and to use the signal mute
registers as part of a carefully structured control sequence. Refer to the “Recommended Power
Up/Down Sequence” section for more details.
The power management control registers are described in Table 65.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R2 (02h)
Power
management
1
13
INPPGAR_ENA
0
Right Input PGA Enable
0 = Disabled
1 = Enabled
12
INPPGAL_ENA
0
Left Input PGA Enable
0 = Disabled
1 = Enabled
11
ADCR_ENA
0
Right ADC and Record filter Enable
0 = Disabled
1 = Enabled
ADCR_ENA must be set to 1 when
processing right channel data from
the ADC or Digital Microphone.
10
ADCL_ENA
0
Left ADC and Record filter Enable
0 = Disabled
1 = Enabled
ADCL_ENA must be set to 1 when
processing left channel data from
the ADC or Digital Microphone.
4
MICB_ENA
0
Microphone Bias Enable
0 = Disabled
1 = Enabled
3
BIAS_ENA
0
Master Bias Enable
0 = Disabled
1 = Enabled
R3 (03h)
Power
management
2
15
OUTR_ENA
0
LINEOUTR enable
0 = Disabled
1 = Enabled
14
OUTL_ENA
0
LINEOUTL enable
0 = Disabled
1 = Enabled
13
SPKR_PGA_EN
A
0
Speaker Right PGA enable
0 = Disabled
1 = Enabled
12
SPKL_PGA_EN
A
0
Speaker Left PGA enable
0 = Disabled
1 = Enabled
11
SPKR_SPKVDD
_ENA
0
SPKOUTR enable
0 = Disabled
1 = Enabled
Note that SPKOUTR is also
controlled by SPKR_OP_ENA.
When powering down SPKOUTR,
the SPKR_SPKVDD_ENA bit
should be reset first.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com