| 전자부품 데이터시트 검색엔진 |
|
AFE4490 데이터시트(PDF) 9 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AFE4490 데이터시트(HTML) 9 Page - Texas Instruments |
|
9 / 69 page ![]() A7 A6 A1 A0 SPI STE SPI SIMO SCLK tSTECLK tSIMOSU tSIMOHD 31 0 D23 D22 D1 D0 23 AFE4400 www.ti.com SBAS601D – DECEMBER 2012 – REVISED MAY 2013 PARAMETRIC MEASUREMENT INFORMATION (continued) Figure 2. Serial Interface Timing Diagram, Write Operation Table 1. Timing Requirements for Figure 1 and Figure 2 PARAMETER MIN TYP MAX UNIT tCLK Clock frequency on XIN pin 8 MHz tSCLK Serial shift clock period 62.5 ns tSTECLK STE low to SCLK rising edge, setup time 10 ns tCLKSTEH,L SCLK transition to SPI STE high or low 10 ns tSIMOSU SIMO data to SCLK rising edge, setup time 10 ns tSIMOHD Valid SIMO data after SCLK rising edge, hold time 10 ns tSOMIPD SCLK falling edge to valid SOMI, setup time 17 ns tSOMIHD SCLK rising edge to invalid data, hold time 0.5 tSCLK Copyright © 2012–2013, Texas Instruments Incorporated Submit Documentation Feedback 9 Product Folder Links: AFE4400 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |