V62SLASH12615-01XE-R datasheet(14/92 Pages) TI1

14 / 92 page

DP83848-EP

SLLSEC6D – SEPTEMBER 2012 – REVISED JUNE 2013

www.ti.com

Table 2-4. LED Interface

TERMINAL

I/O

DESCRIPTION

NAME

NO.

LINK LED: In Mode 1, this pin indicates the status of the LINK. The LED will be ON when Link is good.

LED_LINK

S, O, PU

LINK/ACT LED: In Mode 2 and Mode 3, this pin indicates transmit and receive activity in addition to the status of

the Link. The LED will be ON when Link is good. It will blink when the transmitter or receiver is active.

SPEED LED: The LED is ON when device is in 100 Mb/s and OFF when in 10 Mb/s. Functionality of this LED is

LED_SPEED

S, O, PU

independent of mode selected.

ACTIVITY LED: In Mode 1, this pin is the Activity LED which is ON when activity is present on either Transmit or

Receive.

LED_ACT/COL

S, O, PU

COLLISION/DUPLEX LED: In Mode 2, this pin by default indicates Collision detection. For Mode 3, this LED

output may be programmed to indicate Full-duplex status instead of Collision.

Table 2-5. JTAG Interface

TERMINAL

I/O

DESCRIPTION

NAME

No.

TCK

I, PU

TEST CLOCK: This pin has a weak internal pullup

TDI

I, PU

TEST DATA INPUT: This pin has a weak internal pullup

TDO

TEST OUTPUT

TMS

I, PU

TEST MODE SELECT: This pin has a weak internal pullup

TRST#

I, PU

TEST RESET: Active low asynchronous test reset. This pin has a weak internal pullup.

Table 2-6. Reset and Power Down

TERMINAL

I/O

DESCRIPTION

NAME

NO.

RESET: Active Low input that initializes or re-initializes the DP83848. Asserting this pin low for at least 1

μs will

RESET_N

I, PU

force a reset process to occur. All internal registers will re-initialize to their default states as specified for each bit

in the Register Block section. All strap options are re-initialized as well.

The default function of this pin is POWER DOWN.

POWER DOWN: The pin is an active low input in this mode and should be asserted low to put the device in a

Power Down mode.

PWR_DOWN/INT

I, OD, PU

INTERRUPT: The pin is an open drain output in this mode and will be asserted low when an interrupt condition

occurs. Although the pin has a weak internal pull-up, some applications may require an external pull-up resister.

on the interrupt mechanisms.

OVERVIEW

Submit Documentation Feedback

Product Folder Links: DP83848-EP

V62/12615-01XE-R 데이터시트(PDF) 14 Page - Texas Instruments

V62/12615-01XE-R 데이터시트(HTML) 14 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

데이터시트 다운로드

링크 URL