 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
V62/12615-01XE-R 데이터시트(PDF) 24 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
V62/12615-01XE-R 데이터시트(HTML) 24 Page - Texas Instruments |
|
|
24 / 92 page  PMD output pair T2.8.1 T2.8.1 T2.8.1 T2.8.1 +1 rise +1 fall –1 fall –1 rise eye pattern T2.8.2 T2.8.2 90% 10% 10% 90% PMD output pair DP83848-EP SLLSEC6D – SEPTEMBER 2012 – REVISED JUNE 2013 www.ti.com 3.5.8 100BASE-TX Transmit Timing (tR/F & Jitter) Figure 3-9. 100BASE-TX Transmit Timing (tR/F & Jitter) xxx PARAMETER DESCRIPTION NOTES(1) (2) MIN TYP MAX UNIT T2.8.1 100 Mb/s PMD Output Pair tR and tF 2.6 4 5.5 ns 100 Mb/s tR and tF Mismatch 500 ps T2.8.2(3) 100 Mb/s PMD Output Pair Transmit 1.4 ns Jitter (1) Normal Mismatch is the difference between the maximum and minimum of all rise and fall times. (2) Rise and fall times taken at 10% and 90% of the +1 or -1 amplitude. (3) Specified from -40°C to 125°C. 24 ELECTRICAL SPECIFICATIONS Copyright © 2012–2013, Texas Instruments Incorporated Submit Documentation Feedback Product Folder Links: DP83848-EP |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
