V62SLASH12615-01XE-R datasheet(78/92 Pages) TI1

78 / 92 page

DP83848-EP

SLLSEC6D – SEPTEMBER 2012 – REVISED JUNE 2013

www.ti.com

9.3.4

False Carrier Sense Counter Register (FCSCR)

This counter provides information required to implement the “False Carriers” attribute within the MAU

managed object class of Clause 30 of the IEEE 802.3u specification.

Table 9-15. False Carrier Sense Counter Register (FCSCR), Address 0x14

BIT

BIT NAME

DEFAULT

DESCRIPTION

15:8

RESERVED

0, RO

RESERVED: Writes ignored, Read as 0

False Carrier Event Counter:

7:0

FCSCNT[7:0]

0, RO/COR

This 8-bit counter increments on every false carrier event. This

counter sticks when it reaches its max count (FFh).

9.3.5

Receiver Error Counter Register (RECR)

This counter provides information required to implement the “Symbol Error During Carrier” attribute within

the PHY managed object class of Clause 30 of the IEEE 802.3u specification.

Table 9-16. Receiver Error Counter Register (RECR), Address 0x15

BIT

BIT NAME

DEFAULT

DESCRIPTION

15:8

RESERVED

0, RO

RESERVED: Writes ignored, Read as 0

RX_ER Counter:

When a valid carrier is present and there is at least one occurrence of

an invalid data symbol, this 8-bit counter increments for each receive

7:0

RXERCNT[7:0]

0, RO/COR

error detected. This event can increment only once per valid carrier

event. If a collision is present, the attribute will not increment. The

counter sticks when it reaches its max count.

9.3.6

100 Mb/s PCS Configuration and Status Register (PCSR)

This register contains event status and enables for the interrupt function. If an event has occurred since

the last read of this register, the corresponding status bit will be set. If the corresponding enable bit in the

set to allow interrupts. The status indications in this register will be set even if the interrupt is not enabled.

Table 9-17. 100 Mb/s PCS Configuration and Status Register (PCSR), Address 0x16

BIT

BIT NAME

DEFAULT

DESCRIPTION

15:13

RESERVED

<00>, RO

RESERVED: Writes ignored, Read as 0

RESERVED

RESERVED: Must be zero

RESERVED

RESERVED: Must be zero

100Mbs True Quiet Mode Enable:

TQ_EN

0, RW

1 = Transmit True Quiet Mode

0 = Normal Transmit Mode

Signal Detect Force PMA:

SD FORCE PMA

0, RW

1 = Forces Signal Detection in PMA

0 = Normal SD operation

Signal Detect Option:

SD_OPTION

1, RW

1 = Enhanced signal detect algorithm

0 = Reduced signal detect algorithm

Submit Documentation Feedback

Product Folder Links: DP83848-EP

V62/12615-01XE-R 데이터시트(PDF) 78 Page - Texas Instruments

V62/12615-01XE-R 데이터시트(HTML) 78 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

데이터시트 다운로드

링크 URL