| 전자부품 데이터시트 검색엔진 |
|
TNETV2501INPGF 데이터시트(PDF) 162 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TNETV2501INPGF 데이터시트(HTML) 162 Page - Texas Instruments |
|
162 / 197 page ![]() Electrical Specifications 162 December 2002 − Revised November 2008 SPRS206K 5.10 External Interrupt and Interrupt Acknowledge (IACK) Timings Table 5−19 and Table 5−20 assume testing over recommended operating conditions (see Figure 5−23 and Figure 5−24). Table 5−19. External Interrupt and Interrupt Acknowledge Timing Requirements NO. MIN MAX UNIT I1 tw(INTL)A Pulse width, interrupt low, CPU active 3P† ns I2 tw(INTH)A Pulse width, interrupt high, CPU active 1P† ns † P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.33 ns. Table 5−20. External Interrupt and Interrupt Acknowledge Switching Characteristics NO. PARAMETER MIN MAX UNIT I3 td(COH-IACKV) Delay time, CLKOUT high to IACK valid‡ 0 8 ns ‡ In this case, CLKOUT refers to the CPU clock. Since CLKOUT cannot be programmed to reflect the CPU clock, there might be an extra delay of a certain number of CPU clocks based on the ratio between the system clock shown on CLKOUT and the CPU clock. For example, if SYSCLK2 is shown on CLKOUT and SYSCLK2 is programmed to be half the CPU clock, there might be an extra delay of one CPU clock period between the transition of CLKOUT and the specified timing. If system clock is programmed to be one-fourth of the CPU clock, there might be an extra delay of 1, 2, or 3 CPU clocks between the transition of CLKOUT and the specified timing. The extra delay must be taken into account when considering the MAX value for the timing under question. Note that if the CPU clock and the system clock shown on CLKOUT are operating at the same frequency, there will be no extra delay in the specified timing. I2 I1 INTx, NMI Figure 5−23. External Interrupt Timings I3 I3 CLKOUT IACK NOTE: The figure shows the case in which CLKOUT is programmed to show a system clock that is operating at the same frequency as the CPU clock. Figure 5−24. External Interrupt Acknowledge Timings |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |