전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

TNETV2501INPGF 데이터시트(PDF) 107 Page - Texas Instruments

Click here to check the latest version.
부품명 TNETV2501INPGF
상세설명  Fixed-Point Digital Signal Processor
PDF  197 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TNETV2501INPGF 데이터시트(HTML) 107 Page - Texas Instruments

Back Button TNETV2501INPGF Datasheet HTML 103Page - Texas Instruments TNETV2501INPGF Datasheet HTML 104Page - Texas Instruments TNETV2501INPGF Datasheet HTML 105Page - Texas Instruments TNETV2501INPGF Datasheet HTML 106Page - Texas Instruments TNETV2501INPGF Datasheet HTML 107Page - Texas Instruments TNETV2501INPGF Datasheet HTML 108Page - Texas Instruments TNETV2501INPGF Datasheet HTML 109Page - Texas Instruments TNETV2501INPGF Datasheet HTML 110Page - Texas Instruments TNETV2501INPGF Datasheet HTML 111Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 107 / 197 page
background image
Functional Overview
107
December 2002 − Revised November 2008
SPRS206K
3.13.1.1 XPORT Configuration Register (XCR)
The XPORT Configuration Register bit layout is shown in Figure 3−44 and the bits are described in
Table 3−48.
15
14
8
INTERREN
Reserved
R/W, 1
R, 0000000
7
0
Reserved
R, 00000000
LEGEND: R = Read, W = Write, n = value at reset
Figure 3−44. XPORT Configuration Register Layout (0x0100)
Table 3−48. XPORT Configuration Register Bit Field Description
BIT NAME
BIT NO.
ACCESS
RESET VALUE
DESCRIPTION
INTERREN
15
R/W
1
INTERREN bit
INTERREN = 0:
The XPORT will not generate a bus error for
invalid accesses to registers listed in Table 3−47.
Note that any invalid accesses to these registers
will hang the pipeline.
INTERREN = 1:
The XPORT will generate a bus error for invalid
accesses to registers listed in Table 3−47.† Note
that when a bus error occurs, any data returned
by the read instruction will not be valid.
Reserved
14−0
R
000000000000000
Reserved
† This feature will not work if the XPORT is placed in idle through the ICR. However, a bus error will be generated if the XPORT is placed in idle
without the CPU being in idle.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com