전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TNETV2501INPGF 데이터시트(PDF) 111 Page - Texas Instruments

Click here to check the latest version.
부품명 TNETV2501INPGF
상세설명  Fixed-Point Digital Signal Processor
PDF  197 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TNETV2501INPGF 데이터시트(HTML) 111 Page - Texas Instruments

Back Button TNETV2501INPGF Datasheet HTML 107Page - Texas Instruments TNETV2501INPGF Datasheet HTML 108Page - Texas Instruments TNETV2501INPGF Datasheet HTML 109Page - Texas Instruments TNETV2501INPGF Datasheet HTML 110Page - Texas Instruments TNETV2501INPGF Datasheet HTML 111Page - Texas Instruments TNETV2501INPGF Datasheet HTML 112Page - Texas Instruments TNETV2501INPGF Datasheet HTML 113Page - Texas Instruments TNETV2501INPGF Datasheet HTML 114Page - Texas Instruments TNETV2501INPGF Datasheet HTML 115Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 111 / 197 page
background image
Functional Overview
111
December 2002 − Revised November 2008
SPRS206K
3.13.3
IPORT Interface
The IPORT interfaces the I-Cache to the EMIF module. The ICACHETO bit of the IPORT Bus Error Register
(IERR) can be used to determine if a time-out error has occurred during an ICACHE access to external
memory. The time-out feature is enabled through the EMIFTOEN bit of the Time-Out Control Register (TOCR).
The IPORT can be placed into idle through the IPORTI bit of the Idle Control Register (ICR) and executing
the IDLE instruction. The IPORT will go into idle when there are no new requests from the ICACHE. When
the IPORT is in idle, it will stop accepting new requests from the CPU, it is important that the program flow not
use external memory in this case. If there are requests from the CPU, the IPORT will not respond and hang.
The ICR register will generate a bus error if the IPORT is idled without the CPU domain being in idle.
3.13.3.1 IPORT Bus Error Register (IERR)
The IPORT Bus Error Register bit layout is shown in Figure 3−48 and the bits are described in Table 3−52.
15
13
12
11
8
Reserved
ICACHETO
Reserved
R, 000
R, 0
R, 0000
7
0
Reserved
R, 00000000
LEGEND: R = Read, W = Write, n = value at reset
Figure 3−48. IPORT Bus Error Register Layout (0x0302)
Table 3−52. IPORT Bus Error Register Bit Field Description
BIT NAME
BIT NO.
ACCESS
RESET VALUE
DESCRIPTION
Reserved
15−13
R
000
Reserved
ICACHETO
12
R
0
ICACHETO bit
ICACHETO = 0:
No error
ICACHETO = 1:
A time-out error occurred during an ICACHE
access to external memory.
Reserved
11−0
R
000000000000
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com