 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
AD9689-2000EBZ 데이터시트(PDF) 129 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9689-2000EBZ 데이터시트(HTML) 129 Page - Analog Devices |
|
|
129 / 134 page  Data Sheet AD9689 Rev. A | Page 129 of 134 Addr. Name Bit(s) Bit Name Setting Description Reset Access 0x1262 JESD204B PLL LOL bit control [7:0] JESD204B PLL loss of lock bit clear See Table 32. 0x00 R/W 0x00 Loss of lock bit normal operation. 0x80 Clear loss of lock bit. Programmable Filter (PFILT) Control and Coefficients Registers Table 52. Addr. Name Bit(s) Bit Name Setting Description Reset Access 0x0DF8 Programmable filter control [7:3] Reserved Reserved. 0x0 R [2:0] Programmable filter mode PFILT mode. The asterisk symbol (*) denotes convolution. 0x0 R/W 000 Disabled (filters bypassed). 001 Single filter (X only). DOUT_I[n] = DIN_I[n] * X_I[n] DOUT_Q[n] = DIN_Q[n] * X_Q[n] 010 Single filter (X and Y together) DOUT_I[n] = DIN_I[n] * XY_I[n] DOUT_Q[n] = DIN_Q[n] * XY_Q[n] 100 Cascaded filters (X to Y). DOUT_I[n] = DIN_I[n] * X_I[n] * Y_I[n] DOUT_Q[n] = DIN_Q[n] * X_Q[n] * Y_Q[n] DOUT_Q[n] = DIN_Q[n] * X_Q[n] * Y_Q[n] 101 Complex filters. DOUT_I[n] = DIN_I[n] * X_I[n] + DIN_Q[n] * Y_Q[n] DOUT_Q[n] = DIN_Q[n] * X_Q[n] + DIN_I[n] * Y_I[n] 110 Half complex filter. DOUT_I[n] = DIN_I[n] DOUT_Q[n] = DIN_Q[n] * XY_Q[n] + DIN_I[n] * XY_I[n] 111 Real 96-tap filter. DOUT_I[n] = DIN_I[n] * XY_I[n]. DOUT_Q[n] = DIN_Q[n] * XY_Q[n] 0x0DF9 PFILT gain 7 Reserved Reserved. 0x0 R [6:4] PFILT Y gain PFILT Y gain. 0x0 R/W 110 −12 dB loss. 111 −6 dB loss. 000 0 dB gain. 001 +6 dB gain. 010 +12 dB gain. 3 Reserved Reserved. 0x0 R [2:0] PFILT X gain PFILT X gain. 0x0 R/W 110 −12 dB loss. 111 −6 dB loss. 000 0 dB gain. 001 +6 dB gain. 010 +12 dB gain. 0x0E00 to 0x0E7F Programmable Filter X Coefficient x [7:0] Programmable Filter X Coefficient 0 to 127 Refer to the I coefficient table (Table 14) and the Q coefficient table (Table 15) in the Programmable FIR Filters section for details. Coefficients are only applied after the chip transfer bit (Register 0x000F, Bit 0) is set. 0x0 R/W 0x0F00 to 0x0F7F Programmable Filter Y Coefficient x [7:0] Programmable Filter Y Coefficient 0 to 127 Refer to the I coefficient table (Table 14) and the Q coefficient table (Table 15) in the Programmable FIR Filters section for details. Coefficients are only applied after the chip transfer bit (Register 0x000F, Bit 0) is set. 0x0 R/W |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
