| 전자부품 데이터시트 검색엔진 |
|
DSP56366P 데이터시트(PDF) 53 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
DSP56366P 데이터시트(HTML) 53 Page - NXP Semiconductors |
|
53 / 110 page ![]() DSP56366 Technical Data, Rev. 3.1 Freescale Semiconductor 3-27 191 RD assertion to RAS deassertion tROH 4.5 × T C − 4.0 221.0 — 146.0 — ns 192 RD assertion to data valid tGA 4 × T C − 7.5 — 192.5 — 125.8 ns 193 RD deassertion to data not valid3 tGZ 0.0 — 0.0 — ns 194 WR assertion to data active 0.75 × T C − 0.3 37.2 — 24.7 — ns 195 WR deassertion to data high impedance 0.25 × T C — 12.5 — 8.3 ns 1 The number of wait states for out of page access is specified in the DCR. 2 The refresh period is specified in the DCR. 3 RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is t OFF and not tGZ. 4 Reduced DSP clock speed allows use of DRAM out-of-page access with four Wait states (See Figure 3-17.). Table 3-14 DRAM Out-of-Page and Refresh Timings, Eight Wait States1, 2 No. Characteristics3 Symbol Expression4 66 MHz 80 MHz Unit Min Max Min Max 157 Random read or write cycle time tRC 9 × T C 136.4 — 112.5 — ns 158 RAS assertion to data valid (read) tRAC 4.75 × T C − 7.5 4.75 × T C − 6.5 — — 64.5 — — — — 52.9 ns 159 CAS assertion to data valid (read) tCAC 2.25 × T C − 7.5 2.25 × T C − 6.5 — — 26.6 — — — — 21.6 ns 160 Column address valid to data valid (read) tAA 3 × T C − 7.5 3 × T C − 6.5 — — 40.0 — — — — 31.0 ns 161 CAS deassertion to data not valid (read hold time) tOFF 0.0 — 0.0 — ns 162 RAS deassertion to RAS assertion tRP 3.25 × T C − 4.0 45.2 — 36.6 — ns 163 RAS assertion pulse width tRAS 5.75 × T C − 4.0 83.1 — 67.9 — ns 164 CAS assertion to RAS deassertion tRSH 3.25 × T C − 4.0 45.2 — 36.6 — ns 165 RAS assertion to CAS deassertion tCSH 4.75 × T C − 4.0 68.0 — 55.5 — ns 166 CAS assertion pulse width tCAS 2.25 × T C − 4.0 30.1 — 24.1 — ns 167 RAS assertion to CAS assertion tRCD 2.5 × T C ± 2 35.9 39.9 29.3 33.3 ns 168 RAS assertion to column address valid tRAD 1.75 × T C ± 2 24.5 28.5 19.9 23.9 ns Table 3-13 DRAM Out-of-Page and Refresh Timings, Four Wait States1, 2 (continued) No. Characteristics3 Symbol Expression 20 MHz4 30 MHz4 Unit Min Max Min Max |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |