전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CC1110-RTR1 데이터시트(PDF) 53 Page - Texas Instruments

부품명 CC1110-RTR1
상세설명  True System-on-Chip with Low Power RF Transceiver and 8051 MCU
PDF  203 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

CC1110-RTR1 데이터시트(HTML) 53 Page - Texas Instruments

Back Button CC1110-RTR1 Datasheet HTML 49Page - Texas Instruments CC1110-RTR1 Datasheet HTML 50Page - Texas Instruments CC1110-RTR1 Datasheet HTML 51Page - Texas Instruments CC1110-RTR1 Datasheet HTML 52Page - Texas Instruments CC1110-RTR1 Datasheet HTML 53Page - Texas Instruments CC1110-RTR1 Datasheet HTML 54Page - Texas Instruments CC1110-RTR1 Datasheet HTML 55Page - Texas Instruments CC1110-RTR1 Datasheet HTML 56Page - Texas Instruments CC1110-RTR1 Datasheet HTML 57Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 203 page
background image
CC1110
CC1110 PRELIMINARY Datasheet (Rev. 1.01) SWRS033A
Page 53 of 202
IRCON2 (0xE8) – Interrupt Flag 5
Bit
Name
Reset
R/W
Description
7:5
-
00
R/W
Not used
WDTIF – Watchdog timer interrupt flag.
0
Interrupt not pending
4
WDTIF
0
R/W
1
Interrupt pending
P1IF – Port 1 interrupt flag.
0
Interrupt not pending
3
P1IF
0
R/W
1
Interrupt pending
UTX1IF – USART1 TX interrupt flag.
0
Interrupt not pending
2
UTX1IF
0
R/W
1
Interrupt pending
UTX0IF – USART0 TX interrupt flag.
0
Interrupt not pending
1
UTX0IF
0
R/W
1
Interrupt pending
P2IF – Port2 interrupt flag.
0
Interrupt not pending
0
P2IF
0
R/W
1
Interrupt pending
12.7.3 Interrupt Priority
The interrupts are grouped into six interrupt
priority groups and the priority for each group
is set by the registers IP0 and IP1. In order to
assign a higher priority to an interrupt, i.e. to its
interrupt group, the corresponding bits in IP0
and IP1 must be set as shown in Table 30 on
page 54.
The interrupt priority groups with assigned
interrupt sources are shown in Table 31. Each
group is assigned one of four priority levels.
While an interrupt service request is in
progress, it cannot be interrupted by a lower or
same level interrupt.
In the case when interrupt requests of the
same
priority
level
are
received
simultaneously, the polling sequence shown in
Table 32 is used to resolve the priority of each
request.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com