CC1110-RTR1 datasheet(97/203 Pages) TI

97 / 203 page

CC1110

CC1110 PRELIMINARY Datasheet (Rev. 1.01) SWRS033A

Page 97 of 202

TIMIF.OVFIM. If there are other pending

interrupts, the corresponding interrupt flag

must be cleared by software before a new

interrupt request is generated. Also, enabling

an interrupt mask bit will generate a new

interrupt request if the corresponding interrupt

flag is set.

13.3.10 Timer 1 DMA Triggers

There are three DMA triggers associated with

Timer 1. These are DMA triggers T1_CH0,

T1_CH1 and T1_CH2 which are generated on

timer compare events as follows:

•

T1_CH0 – channel 0 compare

•

T1_CH1 – channel 1 compare

•

T1_CH2 – channel 2 compare

See Table 37 for a list of all DMA triggers.

13.3.11 Timer 1 Registers

This section describes the Timer 1 registers

that consist of the following registers:

•

T1CNTH – Timer 1 Count High

•

T1CNTL – Timer 1 Count Low

•

T1CTL – Timer 1 Control and Status

•

T1CCTLx

–

Timer

Channel

Capture/Compare Control

•

T1CCxH

–

Timer

Channel

Capture/Compare Value High

•

T1CCxL

–

Timer

Channel

Capture/Compare Value Low

CC1110-RTR1 데이터시트(PDF) 97 Page - Texas Instruments

CC1110-RTR1 데이터시트(HTML) 97 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL