| 전자부품 데이터시트 검색엔진 |
|
HCS08 데이터시트(PDF) 126 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HCS08 데이터시트(HTML) 126 Page - NXP Semiconductors |
|
126 / 198 page ![]() Internal Clock Source (S08ICSV1) MC9S08QD4 Series MCU Data Sheet, Rev. 6 126 Freescale Semiconductor 9.3.2 ICS Control Register 2 (ICSC2) 7 6 5 432 1 0 R BDIV RANGE HGO LP EREFS ERCLKEN EREFSTEN W Reset: 0 1 0 000 0 0 Figure 9-4. ICS Control Register 2 (ICSC2) Table 9-2. ICS Control Register 2 Field Descriptions Field Description 7:6 BDIV Bus Frequency Divider — Selects the amount to divide down the clock source selected by the CLKS bits. This controls the bus frequency. 00 Encoding 0 — Divides selected clock by 1 01 Encoding 1 — Divides selected clock by 2 (reset default) 10 Encoding 2 — Divides selected clock by 4 11 Encoding 3 — Divides selected clock by 8 5 RANGE Frequency Range Select — Selects the frequency range for the external oscillator. 1 High frequency range selected for the external oscillator 0 Low frequency range selected for the external oscillator 4 HGO High Gain Oscillator Select — The HGO bit controls the external oscillator mode of operation. 1 Configure external oscillator for high gain operation 0 Configure external oscillator for low power operation 3 LP Low Power Select — The LP bit controls whether the FLL is disabled in FLL bypassed modes. 1 FLL is disabled in bypass modes unless BDM is active 0 FLL is not disabled in bypass mode 2 EREFS External Reference Select — The EREFS bit selects the source for the external reference clock. 1 Oscillator requested 0 External Clock Source requested 1 ERCLKEN External Reference Enable — The ERCLKEN bit enables the external reference clock for use as ICSERCLK. 1ICSERCLK active 0 ICSERCLK inactive 0 EREFSTEN External Reference Stop Enable — The EREFSTEN bit controls whether or not the external reference clock remains enabled when the ICS enters stop mode. 1 External reference clock stays enabled in stop if ERCLKEN is set or if ICS is in FEE, FBE, or FBELP mode before entering stop 0 External reference clock is disabled in stop |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |