| 전자부품 데이터시트 검색엔진 |
|
301020013 데이터시트(PDF) 40 Page - ams-OSRAM AG |
|
|
|||||||||||||||||||||||||||||
301020013 데이터시트(HTML) 40 Page - ams-OSRAM AG |
|
40 / 109 page ![]() Dragster Functional description Datasheet • PUBLIC • Document Feedback DS000444 • v5-00 • 2025-Aug-29 40 / 109 / Figure 22: Pipelined integration timing Below is an example timing for Dragster sensor operating in interleaved mode, for a fixed line period. Figure 23: Dragster interleaved integration timing, for a fixed line period To ensure accurate sensor performance and preserve image quality, compliance with the following timing constraints and guidelines is required. Reset Timing: • RST_CVC pulse width must always be fixed at 1 µs. • RST_CDS pulse width must always be fixed at 2 µs. • The interval between the RST_CVC failing edge and RST_CDS falling edges must always be fixed at 1 µs. • The rising edges of the next reset cycle (RST_CVC and RST_CDS) must occur no earlier than ≥ 7 clock cycles after SAMPLE falling edge. Integration Timing: • Integration time is defined as the interval between RST_CDS falling edge and SAMPLE falling edge. Reset CVC Reset CDS Integration I Reset CVC Reset CDS Integration I+1 Reset CVC Reset CDS Integration I+2 Conversion I Conversion I+1 Sample Sample Start AD Start AD Start Readout Readout I Scan I Scan I+1 Scan I+2 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |