301020013 datasheet(43/109 Pages) AMSOSRAM

43 / 109 page

Dragster

Functional description

Datasheet • PUBLIC • Document Feedback

DS000444 • v5-00 • 2025-Aug-29

43 / 109

7.6.2.5

Load pulse signal generation

The LOAD_PULSE signal is at the sensor side latched with the rising edge of pixel clock, thus

the phase in which it is generated must be adjusted such that at the sensor pin. The

LOAD_PULSE is high only during one rising edge of pixel clock. For low temperatures (below

10ºC) it is recommended to use a pulse width of 2 x Pixel Clock period.

In case of problems with stable LVAL generation (no LVAL generated or LVAL signal not with

the correct length), please change the phase on which the LOAD_PULSE is generated.

Figure 24: LOAD_PULSE signal generated with correct timing(1)

(1) The drawing signals are indicated, as they are present on the pin of the chip.

7.6.3

Dragster sequential/pipeline timing

While in Pipeline mode the next integration is performed after the previous one, during A/D

conversion and Readout, the Sequential mode, as the name refers, each stage of Integration,

A/D conversion and Readout are done sequentially, not in parallel with the other timing stages.

Figure 25: Dragster sequential timings

Pixel Clock

Load_Pulse

Reset

CVC

Reset

CDS

Integration I

Reset

CVC

Conversion I

Sample

Start AD

Start

Readout

Readout I

Reset

CDS

Integration I+1

Conversion I+1

Sample

Start AD

Start

Readout Readout I+1

Integration I+2

Conversion I+2

Sample

Start AD

Start

Readout Readout I+2

Reset

CVC

Reset

CDS

Scan I

Scan I+1

Scan I+2

301020013 데이터시트(PDF) 43 Page - ams-OSRAM AG

301020013 데이터시트(HTML) 43 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL