전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

AT697F 데이터시트(PDF) 130 Page - ATMEL Corporation

부품명 AT697F
상세설명  Rad-Hard 32 bit SPARC V8 Processor
PDF  155 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ATMEL [ATMEL Corporation]
홈페이지  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT697F 데이터시트(HTML) 130 Page - ATMEL Corporation

Back Button AT697F Datasheet HTML 126Page - ATMEL Corporation AT697F Datasheet HTML 127Page - ATMEL Corporation AT697F Datasheet HTML 128Page - ATMEL Corporation AT697F Datasheet HTML 129Page - ATMEL Corporation AT697F Datasheet HTML 130Page - ATMEL Corporation AT697F Datasheet HTML 131Page - ATMEL Corporation AT697F Datasheet HTML 132Page - ATMEL Corporation AT697F Datasheet HTML 133Page - ATMEL Corporation AT697F Datasheet HTML 134Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 130 / 155 page
background image
130
7703C–AERO–6/09
AT697F ADVANCE INFORMATION
AC Characteristics The AT697 processor implements a single event transient protection mechanism. The influence
of this protection is reflected by the timing figures presented in the following tables.
The following tables show the timing figures for the skew condition natural and maximum.
Natural Skew
Test Conditions
•
Natural Skew
•
Temperature range : -55°C to 125°C
•
Voltage range :
–
I/O: 3.3V +/- 0.30V
–
Core: 1.8V +/- 0.15V
•
Output load : 30pF
Table 126. AC Characteristics - Natural Skew
Parameter
Min
(ns)
Max
(ns)
Comment
Reference edge
(‘+’ for rising edge)
t1
10
CLK Period with PLL disable
t1_p
40
57
CLK Period with PLL enable
t2
4.5
CLK Low and High pulse width - PLL disabled
t2_p
18
CLK Low and High pulse width - PLL enabled
t3
10
SDCLK Period
t4
3.5
7
SDCLK output delay - PLL disabled
CLK
t5
1.107
PLL setup time
t6
1*t3
Reset Pulse Width
t10
1.5
7
A[27:0] output delay
SDCLK +
t11
1.5
8
D[31:0] and CB[7:0] output delay
SDCLK +
t12
2
4
D[31:0] and CB[7:0] setup time
SDCLK +
t13
0
D[31:0] and CB[7:0] hold time during load/fetch
SDCLK +
t14
D[31:0] and CB[7:0] hold time during write
SDCLK +
t15
1.5
8
OE*, READ and WRITE* output delay
SDCLK +
t16
1
5
ROMS*[1:0] output delay
SDCLK +
t17
1.5
6
RAMS*[4:0], RAMOE*[4:0] and RWE*[3:0] output delay
SDCLK +
t18
1.5
6
IOS* output delay
SDCLK +
t19
5
BRDY* setup time
SDCLK +
t20
0
BRDY* hold time
SDCLK +
t21
2.5
8.5
SDCAS* output delay
SDCLK +
t22
2.5
8.5
SDCS*[1:0], SDRAS*, SDWE* and SDDQM*[3:0] output delay
SDCLK +
t23
6
BEXC* setup time
SDCLK +
t24
0
BEXC* hold time
SDCLK +
t25
2.5
9
PIO[15:0] output delay
SDCLK +
t26
6
PIO[15:0] setup time
SDCLK +



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com