H5GQ1H24AFR-R0C datasheet(125/173 Pages) HYNIX

125 / 173 page

This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any

responsability for use of circuits described. No patent licenses are implied.

Rev. 1.0 /Nov. 2009

125

H5GQ1H24AFR

Figure 78. Voltage Waveform

Table 40 AC Operating Conditions

POD15

Parameter

Symbol

Min

Typ

Max

Unit

Note

AC Input Logic HIGH Voltage for

address and command

VIHA (AC)

VREFC + 0.20

AC Input Logic LOW Voltage for

address and command

VILA (AC)

VREFC ‐ 0.20

AC Input Logic HIGH Voltage for

DQ and DBI# pins with VREFD

VIHD (AC)

VREFD + 0.15

AC Input Logic LOW Voltage for

DQ and DBI# pins with VREFD

VILD (AC)

VREFD ‐ 0.15

AC Input Logic HIGH Voltage for

DQ and DBI# pins with VREFD2

VIHD2 (AC)

VREFD2 + 0.40

AC Input Logic LOW Voltage for

DQ and DBI# pins with VREFD2

VILD2 (AC)

VREFD2 ‐ 0.40

VIL (AC)

VIL (DC)

VREF ‐ AC Noise

VREF ‐ DC Noise

VREF + DC Noise

VREF + AC Noise

VIH (DC)

VIH (AC)

VOH

VIN (AC) ‐ Provides margin

between VOL (MAX) and

VIL (AC)

VDDQ

VOL (MAX)

System Noise Margin (Power/Ground,

Crosstalk, Signal Integrity Attenuation)

Note: VREF, VIH, VIL refer to

whichever VREFxx (VREFD,

VREFD2, or VREFC) is being used.

Output

Input

H5GQ1H24AFR-R0C 데이터시트(PDF) 125 Page - Hynix Semiconductor

H5GQ1H24AFR-R0C 데이터시트(HTML) 125 Page - Hynix Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL