전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8309EC 데이터시트(PDF) 34 Page - Freescale Semiconductor, Inc

부품명 MPC8309EC
상세설명  PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8309EC 데이터시트(HTML) 34 Page - Freescale Semiconductor, Inc

Back Button MPC8309EC Datasheet HTML 30Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 31Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 32Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 33Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 34Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 35Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 36Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 37Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 38Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 82 page
background image
MPC8309 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 0
34
Freescale Semiconductor
HDLC
Figure 22 provides the AC test load.
Figure 22. AC Test Load
Figure 23 and Figure 24 represent the AC timing from Table 31. Note that although the specifications
generally reference the rising edge of the clock, these AC timing diagrams also apply when the falling edge
is the active edge.
Figure 23 shows the timing with external clock.
Figure 23. AC Timing (External Clock) Diagram
Outputs—External clock high impedance
tHEKHOX
18
ns
Inputs—Internal clock input setup time
tHIIVKH
9—
ns
Inputs—External clock input setup time
tHEIVKH
4—
ns
Inputs—Internal clock input hold time
tHIIXKH
0—
ns
Inputs—External clock input hold time
tHEIXKH
1—
ns
Notes:
1. Output specifications are measured from the 50% level of the rising edge of QE_CLK_IN to the 50% level of the signal.
Timings are measured at the pin.
2. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for
inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tHIKHOX symbolizes the outputs
internal timing (HI) for the time tserial memory clock reference (K) goes from the high state (H) until outputs (O) are invalid (X).
Table 31. HDLC AC Timing Specifications1 (continued)
Characteristic
Symbol2
Min
Max
Unit
Output
Z0 = 50 
OVDD/2
RL = 50 
Serial CLK (Input)
tHEIXKH
tHEIVKH
tHEKHOV
Input Signals:
(See Note)
Output Signals:
(See Note)
Note: The clock edge is selectable.
tHEKHOX



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com