전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MPC8309EC 데이터시트(PDF) 16 Page - Freescale Semiconductor, Inc

부품명 MPC8309EC
상세설명  PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications
PDF  82 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  FREESCALE [Freescale Semiconductor, Inc]
홈페이지  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8309EC 데이터시트(HTML) 16 Page - Freescale Semiconductor, Inc

Back Button MPC8309EC Datasheet HTML 12Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 13Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 14Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 15Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 16Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 17Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 19Page - Freescale Semiconductor, Inc MPC8309EC Datasheet HTML 20Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 82 page
background image
MPC8309 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 0
16
Freescale Semiconductor
DDR2 SDRAM
6.2
DDR2 SDRAM AC Electrical Characteristics
This section provides the AC electrical characteristics for the DDR2 SDRAM interface.
6.2.1
DDR2 SDRAM Input AC Timing Specifications
Table 14 provides the input AC timing specifications for the DDR2 SDRAM (GVDD(typ) = 1.8 V).
Table 15 provides the input AC timing specifications for the DDR2 SDRAM interface.
Table 13. DDR2 SDRAM Capacitance for GVDD(typ) = 1.8 V
Parameter/Condition
Symbol
Min
Max
Unit
Notes
Input/output capacitance: DQ, DQS
CIO
68
pF
1
Delta input/output capacitance: DQ, DQS
CDIO
—0.5
pF
1
Note:
1. This parameter is sampled. GVDD = 1.8 V ± 0.100 V, f = 1 MHz, TA =25°C, VOUT = GVDD  2,
VOUT (peak-to-peak) = 0.2 V.
Table 14. DDR2 SDRAM Input AC Timing Specifications for 1.8-V Interface
At recommended operating conditions with GVDD of 1.8 V± 100mV.
Parameter
Symbol
Min
Max
Unit
Notes
AC input low voltage
VIL
MVREF – 0.25
V
AC input high voltage
VIH
MVREF + 0.25
V
Table 15. DDR2 SDRAM Input AC Timing Specifications
At recommended operating conditions with GVDD of 1.8V ± 100mV.
Parameter
Symbol
Min
Max
Unit
Notes
Controller skew for MDQS—MDQ/MDM
tCISKEW
ps
1, 2
266 MHz
–750
750
Notes:
1. tCISKEW represents the total amount of skew consumed by the controller between MDQS[n] and any corresponding bit that
is captured with MDQS[n]. This should be subtracted from the total timing budget.
2. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called tDISKEW. This can be
determined by the equation: tDISKEW = ±(T/4 – abs(tCISKEW)) where T is the clock period and abs(tCISKEW) is the absolute
value of tCISKEW.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com