전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TNETV2501INPGF 데이터시트(PDF) 142 Page - Texas Instruments

Click here to check the latest version.
부품명 TNETV2501INPGF
상세설명  Fixed-Point Digital Signal Processor
PDF  197 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TNETV2501INPGF 데이터시트(HTML) 142 Page - Texas Instruments

Back Button TNETV2501INPGF Datasheet HTML 138Page - Texas Instruments TNETV2501INPGF Datasheet HTML 139Page - Texas Instruments TNETV2501INPGF Datasheet HTML 140Page - Texas Instruments TNETV2501INPGF Datasheet HTML 141Page - Texas Instruments TNETV2501INPGF Datasheet HTML 142Page - Texas Instruments TNETV2501INPGF Datasheet HTML 143Page - Texas Instruments TNETV2501INPGF Datasheet HTML 144Page - Texas Instruments TNETV2501INPGF Datasheet HTML 145Page - Texas Instruments TNETV2501INPGF Datasheet HTML 146Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 142 / 197 page
background image
Electrical Specifications
142
December 2002 − Revised November 2008
SPRS206K
5.6.3 Clock Generation in Bypass Mode (APLL Synthesis Disabled)
Table 5−2 and Table 5−3 assume testing over recommended operating conditions (see Figure 5−3).
Table 5−2. CLKIN in Bypass Mode Timing Requirements
NO.
MIN
MAX
UNIT
C7
tc(CI)
Cycle time, CLKIN†
APLL Synthesis Disabled
20
‡
ns
C8
tf(CI)
Fall time, CLKIN
10
ns
C9
tr(CI)
Rise time, CLKIN
10
ns
C10
tw(CIL)
Pulse duration, CLKIN low
0.4 *tc(CI)
ns
C11
tw(CIH) Pulse duration, CLKIN high
0.4 *tc(CI)
ns
† If an external crystal is used, the X2/CLKIN cycle time is limited by the crystal frequency range listed in Table 5−1.
‡ This device utilizes a fully static design and therefore can operate with tc(CI) approaching ∞. The device is characterized at frequencies
approaching 0 Hz.
Table 5−3. CLKOUT in Bypass Mode Switching Characteristics
NO.
PARAMETER
MIN
TYP
MAX
UNIT
C1
tc(CO)
Cycle time, CLKOUT
20
K * tc(CI)§
ns
C3
tf(CO)
Fall time, CLKOUT
3
ns
C4
tr(CO)
Rise time, CLKOUT
3
ns
C5
tw(COL)
Pulse duration, CLKOUT low
K * tc(CI)/2 − 1
K * tc(CI)/2 + 1
ns
C6
tw(COH)
Pulse duration, CLKOUT high
K * tc(CI)/2 − 1
K * tc(CI)/2 + 1
ns
§ K = divider ratio between CPU clock and system clock selected as CLKOUT. For example, when SYSCLK1 is selected as CLKOUT and SYSCLK1
is set to the CPU clock divided by four, use K = 4.
¶ This device utilizes a fully static design and therefore can operate with tc(CI) approaching ∞. The device is characterized at frequencies
approaching 0 Hz.
C4
C3
CLKOUT
CLKIN
C5
C8
C9
C1
C7
C6
C10
C11
NOTE: The relationship of CLKIN to CLKOUT depends on the system clock selected to drive CLKOUT. The waveform relationship shown in
Figure 5−3 is intended to illustrate the timing parameters only and may differ based on configuration.
Figure 5−3. Bypass Mode Clock Timings



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com