전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

TNETV2501INPGF 데이터시트(PDF) 143 Page - Texas Instruments

Click here to check the latest version.
부품명 TNETV2501INPGF
상세설명  Fixed-Point Digital Signal Processor
PDF  197 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TNETV2501INPGF 데이터시트(HTML) 143 Page - Texas Instruments

Back Button TNETV2501INPGF Datasheet HTML 139Page - Texas Instruments TNETV2501INPGF Datasheet HTML 140Page - Texas Instruments TNETV2501INPGF Datasheet HTML 141Page - Texas Instruments TNETV2501INPGF Datasheet HTML 142Page - Texas Instruments TNETV2501INPGF Datasheet HTML 143Page - Texas Instruments TNETV2501INPGF Datasheet HTML 144Page - Texas Instruments TNETV2501INPGF Datasheet HTML 145Page - Texas Instruments TNETV2501INPGF Datasheet HTML 146Page - Texas Instruments TNETV2501INPGF Datasheet HTML 147Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 143 / 197 page
background image
Electrical Specifications
143
December 2002 − Revised November 2008
SPRS206K
5.6.4 Clock Generation in Lock Mode (APLL Synthesis Enabled)
The frequency of the reference clock provided at the CLKIN pin can be multiplied by a synthesis factor of N
to generate the internal CPU clock cycle. The synthesis factor is determined by:
N
+ M
D
0
where: M
=
the multiply factor set in the PLLM field of the PLL Multiplier Control Register (PLLM)
D0 =
the divide factor set in the PLLDIV0 field of the PLL Divider 0 Register (PLLDIV0)
Valid values for M are (multiply by) 2 to 15. Valid values for D0 are (divide by) 1 to 32.
For detailed information on clock generation configuration, see Section 3.9, System Clock Generator.
Table 5−4 and Table 5−5 assume testing over recommended operating conditions (see Figure 5−4).
Table 5−4. CLKIN in Lock Mode Timing Requirements
NO.
MIN
MAX
UNIT
C7
tc(CI)
Cycle time, CLKIN†
APLL synthesis enabled
10‡
83.3
ns
C8
tf(CI)
Fall time, CLKIN
10
ns
C9
tr(CI)
Rise time, CLKIN
10
ns
† If an external crystal is used, the X2/CLKIN cycle time is limited by the crystal frequency range listed in Table 5−1.
‡ The clock frequency synthesis factor and minimum CLKIN cycle time should be chosen such that the resulting CLKOUT cycle time is within the
specified range [tc(CO)].
Table 5−5. CLKOUT in Lock Mode Switching Characteristics
NO.
PARAMETER
MIN
TYP
MAX
UNIT
C1
tc(CO)
Cycle time, CLKOUT
6.66
K * tc(CI)/N§
14.29
ns
C3
tf(CO)
Fall time, CLKOUT
3
ns
C4
tr(CO)
Rise time, CLKOUT
3
ns
C5
tw(COL)
Pulse duration, CLKOUT low
K * tc(CI)/2N − 1
K * tc(CI)/2N + 1
ns
C6
tw(COH)
Pulse duration, CLKOUT high
K * tc(CI)/2N − 1
K * tc(CI)/2N + 1
ns
§ N = Clock frequency synthesis factor. K = divider ratio between CPU clock and system clock selected as CLKOUT. For example, when SYSCLK1
is selected as CLKOUT and SYSCLK1 is set to the CPU clock divided by four, use K = 4.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com