전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HC705E5GRS/D 데이터시트(PDF) 103 Page - NXP Semiconductors

부품명 HC705E5GRS/D
상세설명  General Release Specification
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC705E5GRS/D 데이터시트(HTML) 103 Page - NXP Semiconductors

Back Button HC705E5GRS/D Datasheet HTML 99Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 100Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 101Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 102Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 103Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 104Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 105Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 106Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 107Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 103 / 148 page
background image
Synchronous Serial Interface (SSI)
SSI Registers
MC68HC705E5 — Rev. 1.0
General Release Specification
Synchronous Serial Interface (SSI)
12.4.2 SSI Status Register
The SSI status register (SSR) is located at address $000B and contains
three bits.
SF — SSI Flag
This bit is set upon occurrence of the last rising clock edge and
indicates that a data transfer has taken place. It has no effect on any
further transmissions and can be ignored without problem. However,
SF must be cleared before a master can initiate a transfer. SF is
cleared by reading the SSR with SF set followed by a read or write of
the serial data register. If it is cleared before the last edge of the next
byte, it will be set again. Reset clears this bit.
DCOL — Data Collision
This is a read-only status bit which indicates that an invalid access to
the data register has been made. This can occur any time after the
first falling edge of SCK and before SF is set. DCOL is cleared by
reading the status register with SF set followed by a read or write of
the data register. If the last part of the clearing sequence is done after
another transmission has been started, DCOL will be set again. Reset
also clears this bit.
TIPL
The state of the PB3 pin is latched and placed into this bit on the
eighth rising SCK clock during a shift operation. This is the case
regardless of the state of MSTR and CPOL in the SSI control register.
Reset clears this bit.
Address:
$000B
Bit 7
654321
Bit 0
Read:
SF
DCOL
00000
TIPL
Write:
Reset:
00001000
= Unimplemened
Figure 12-5. SSI Status Register (SSR)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com