전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HC705E5GRS/D 데이터시트(PDF) 104 Page - NXP Semiconductors

부품명 HC705E5GRS/D
상세설명  General Release Specification
PDF  148 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC705E5GRS/D 데이터시트(HTML) 104 Page - NXP Semiconductors

Back Button HC705E5GRS/D Datasheet HTML 100Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 101Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 102Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 103Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 104Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 105Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 106Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 107Page - NXP Semiconductors HC705E5GRS/D Datasheet HTML 108Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 104 / 148 page
background image
Synchronous Serial Interface (SSI)
General Release Specification
MC68HC705E5 — Rev. 1.0
Synchronous Serial Interface (SSI)
12.4.3 SSI Data Register
This register is located at address $000C and is both the transmit and
receive data register. This system is not double buffered but writes to
this register during transfers are masked and will not destroy the
previous contents. The SDR can be read at any time but if a transfer is
in progress the results may be ambiguous. This register should only be
written to when the SSI is enabled (SE = 1).
12.5 SSI During Stop Mode
In stop mode, the SSI halts operation. The SDIO and SCK pins will
maintain their states.
If the SSI was nearing completion of a transfer when stop mode is
entered, it might be possible for the SSI to generate an interrupt request
and cause the processor to immediately exit stop mode. To prevent this
occurrence, the programmer should ensure that all transfers are
complete before entering stop mode.
If the SSI is configured to slave mode, then further care should be taken
in entering stop mode. In slave mode, the SCK pin will still accept a clock
from an external master, allowing potentially unwanted transfers to take
place and power consumption to be increased. Note that the SSI will not
generate interrupt requests in this situation. However, on exiting stop
mode through some other means, the SF flag may be found to be set. If,
at this point, SIE is also set, an interrupt request will be generated.
NOTE:
To avoid these potential problems, it is safer to disable the SSI
completely (SE = 0) before entering stop mode.
Address:
$000C
Bit 7
654321
Bit 0
Read:
Write:
Reset:
Reset Results Unknown
Figure 12-6. SSI Data Register (SDR)
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com