전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

CC1110-RTR1 데이터시트(PDF) 176 Page - Texas Instruments

부품명 CC1110-RTR1
상세설명  True System-on-Chip with Low Power RF Transceiver and 8051 MCU
PDF  203 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI - Texas Instruments

CC1110-RTR1 데이터시트(HTML) 176 Page - Texas Instruments

Back Button CC1110-RTR1 Datasheet HTML 172Page - Texas Instruments CC1110-RTR1 Datasheet HTML 173Page - Texas Instruments CC1110-RTR1 Datasheet HTML 174Page - Texas Instruments CC1110-RTR1 Datasheet HTML 175Page - Texas Instruments CC1110-RTR1 Datasheet HTML 176Page - Texas Instruments CC1110-RTR1 Datasheet HTML 177Page - Texas Instruments CC1110-RTR1 Datasheet HTML 178Page - Texas Instruments CC1110-RTR1 Datasheet HTML 179Page - Texas Instruments CC1110-RTR1 Datasheet HTML 180Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 176 / 203 page
background image
CC1110
CC1110 PRELIMINARY Datasheet (Rev. 1.01) SWRS033A
Page 176 of 202
0xDF04: PKTCTRL0 – Packet automation control
Bit
Field Name
Reset
R/W
Description
7
-
0
R0
Reserved
6
WHITE_DATA
1
R/W
Turn data whitening on / off
0: Whitening off
1: Whitening on
5:4
PKT_FORMAT[1:0]
00
R/W
Format of RX and TX data
Setting
Packet format
0 (00)
Normal mode, use FIFOs for RX and TX
1 (01)
Serial Synchronous mode, used for backwards
compatibility
2 (10)
Random TX mode; sends random data using PN9
generator. Used for test.
Works as normal mode, setting 0 (00), in RX.
3 (11)
Asynchronous transparent mode. Data in on
GDO0
and Data out on either of the GDO pins
3
CC2400_EN
0
R/W
Enable CC2400 support. Use same CRC implementation as
CC2400.
2
CRC_EN
1
R/W
1: CRC calculation in TX and CRC check in RX enabled
0: CRC disabled for TX and RX
1:0
LENGTH_CONFIG[1:0]
01
R/W
Configure the packet length
Setting
Packet length configuration
0 (00)
Fixed length packets, length configured in
PKTLEN register
1 (01)
Variable length packets, packet length configured
by the first byte after sync word
2 (10)
Enable infinite length packets
3 (11)
Reserved
0xDF05: ADDR – Device address
Bit
Field Name
Reset
R/W
Description
7:0
DEVICE_ADDR[7:0]
0x00
R/W
Address used for packet filtration. Optional broadcast
addresses are 0 (0x00) and 255 (0xFF).
0xDF06: CHANNR – Channel number
Bit
Field Name
Reset
R/W
Description
7:0
CHAN[7:0]
0x00
R/W
The 8-bit unsigned channel number, which is multiplied by
the channel spacing setting and added to the base
frequency.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com