전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HCS08 데이터시트(PDF) 214 Page - Motorola, Inc

부품명 HCS08
상세설명  Microcontrollers
PDF  290 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MOTOROLA [Motorola, Inc]
홈페이지  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

HCS08 데이터시트(HTML) 214 Page - Motorola, Inc

Back Button HCS08 Datasheet HTML 210Page - Motorola, Inc HCS08 Datasheet HTML 211Page - Motorola, Inc HCS08 Datasheet HTML 212Page - Motorola, Inc HCS08 Datasheet HTML 213Page - Motorola, Inc HCS08 Datasheet HTML 214Page - Motorola, Inc HCS08 Datasheet HTML 215Page - Motorola, Inc HCS08 Datasheet HTML 216Page - Motorola, Inc HCS08 Datasheet HTML 217Page - Motorola, Inc HCS08 Datasheet HTML 218Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 214 / 290 page
background image
Inter-Integrated Circuit (IIC) Module
MC9S08GB/GT
214
MOTOROLA
13.4.3 Arbitration Lost Interrupt
The IIC is a true multi-master bus that allows more than one master to be connected on it. If two or more
masters try to control the bus at the same time, the relative priority of the contending masters is determined
by a data arbitration procedure. The IIC module asserts this interrupt when it loses the data arbitration
process and the ARBL bit in the status register is set.
Arbitration is lost in the following circumstances:
•
SDA sampled as a low when the master drives a high during an address or data transmit cycle.
•
SDA sampled as a low when the master drives a high during the acknowledge bit of a data receive
cycle.
•
A START cycle is attempted when the bus is busy.
•
A repeated START cycle is requested in slave mode.
•
A STOP condition is detected when the master did not request it.
This bit must be cleared by software by writing a one to it.
13.5 IIC Registers and Control Bits
This section consists of the IIC register descriptions in address order.
Refer to the direct-page register summary in the Memory section of this data sheet for the absolute address
assignments for all IIC registers. This section refers to registers and control bits only by their names. A
Motorola-provided equate or header file is used to translate these names into the appropriate absolute
addresses.
13.5.1 IIC Address Register (IICA)
Figure 13-5 IIC Address Register (IICA)
ADDR — IIC Address Register
The ADDR contains the specific slave address to be used by the IIC module. This is the address the
module will respond to when addressed as a slave.
Bit 7
654321
Bit 0
Read:
ADDR
0
Write:
Reset:
00000000
= Unimplemented or Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com