| 전자부품 데이터시트 검색엔진 |
|
APEX20KC 데이터시트(PDF) 8 Page - Altera Corporation |
|
|
|||||||||||||||||||||||||||||
APEX20KC 데이터시트(HTML) 8 Page - Altera Corporation |
|
8 / 90 page ![]() 8 Altera Corporation APEX 20KC Programmable Logic Device Data Sheet The ESB can implement a variety of memory functions, including CAM, RAM, dual-port RAM, ROM, and FIFO functions. Embedding the memory directly into the die improves performance and reduces die area compared to distributed-RAM implementations. Moreover, the abundance of cascadable ESBs allows APEX 20KC devices to implement multiple wide memory blocks for high-density designs. The ESB’s high speed ensures it can implement small memory blocks without any speed penalty. Additionally, designers can use the ESBs to create as many different-sized memory blocks as the system requires. Figure 1 shows an overview of the APEX 20KC device. Figure 1. APEX 20KC Device Block Diagram APEX 20KC devices provide four dedicated clock pins and four dedicated input pins that drive register control inputs. These signals ensure efficient distribution of high-speed, low-skew control signals, which use dedicated routing channels to provide short delays and low skews. Four of the dedicated inputs drive four global signals. These four global signals can also be driven by internal logic, providing an ideal solution for a clock divider or internally generated asynchronous clear signals with high fan-out. The dedicated clock pins featured on the APEX 20KC devices can also feed logic. The devices also feature ClockLock and ClockBoost clock management circuitry. LUT LUT LUT LUT LUT Memory Memory Memory Memory IOE IOE IOE IOE IOE IOE IOE IOE LUT LUT Memory Memory IOE IOE Product Term Product Term LUT LUT Memory Memory IOE IOE Product Term Product Term Product Term Product Term Product Term Product Term FastTrack Interconnect Clock Management Circuitry IOEs support PCI, GTL+, SSTL-3, LVDS, and other standards. ClockLock Four-input LUT for data path and DSP functions. Product-term integration for high-speed control logic and state machines. Flexible integration of embedded memory, including CAM, RAM, ROM, FIFO, and other memory functions. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |