APEX20KC datasheet(35/90 Pages) ALTERA

35 / 90 page

Altera Corporation

APEX 20KC Programmable Logic Device Data Sheet

Figure 23. APEX 20KC CAM Block Diagram

CAM can be used in any application requiring high-speed searches, such

as networking, communications, data compression, and cache

management.

The APEX 20KC on-chip CAM provides faster system performance than

traditional discrete CAM. Integrating CAM and logic into the APEX 20KC

device eliminates off-chip and on-chip delays, improving system

performance.

When in CAM mode, the ESB implements 32-word, 32-bit CAM. Wider or

deeper CAM can be implemented by combining multiple CAMs with

some ancillary logic implemented in LEs. The Quartus II software

combines ESBs and LEs automatically to create larger CAMs.

CAM supports writing “don’t care” bits into words of the memory. The

“don’t care” bit can be used as a mask for CAM comparisons; any bit set

to “don’t care” has no effect on matches.

The output of the CAM can be encoded or unencoded. When encoded, the

ESB outputs an encoded address of the data’s location. For instance, if the

data is located in address 12, the ESB output is 12. When unencoded, the

ESB uses its 16 outputs to show the location of the data over two clock

cycles. In this case, if the data is located in address 12, the 12th output line

goes high. When using unencoded outputs, two clock cycles are required

to read the output because a 16-bit output bus is used to show the status

of 32 words.

The encoded output is better suited for designs that ensure duplicate data

is not written into the CAM. If duplicate data is written into two locations,

the CAM’s output will be incorrect. If the CAM may contain duplicate

data, the unencoded output is a better solution; CAM with unencoded

outputs can distinguish multiple data locations.

CAM can be pre-loaded with data during configuration, or it can be

written during system operation. In most cases, two clock cycles are

required to write each word into CAM. When “don’t care” bits are used,

a third clock cycle is required.

wraddress[]

data[]

wren

inclock

inclocken

inaclr

data_address[]

match

outclock

outclocken

outaclr

APEX20KC 데이터시트(PDF) 35 Page - Altera Corporation

APEX20KC 데이터시트(HTML) 35 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

데이터시트 다운로드

링크 URL