APEX20KC datasheet(3/90 Pages) ALTERA

3 / 90 page

Altera Corporation

APEX 20KC Programmable Logic Device Data Sheet

■

Advanced interconnect structure

–

Copper interconnect for high performance

–

Four-level hierarchical FastTrack® interconnect structure

providing fast, predictable interconnect delays

–

Dedicated carry chain that implements arithmetic functions such

as fast adders, counters, and comparators (automatically used by

software tools and megafunctions)

–

Dedicated cascade chain that implements high-speed,

high-fan-in logic functions (automatically used by software tools

and megafunctions)

–

Interleaved local interconnect allows one LE to drive 29 other

LEs through the fast local interconnect

■

Advanced software support

–

Software design support and automatic place-and-route

provided by the Altera® QuartusTM II development system for

Windows-based PCs, Sun SPARCstations, and HP 9000

Series 700/800 workstations

–Altera MegaCore® functions and Altera Megafunction Partners

Program (AMPPSM) megafunctions optimized for APEX 20KC

architecture available

–NativeLinkTM integration with popular synthesis, simulation,

and timing analysis tools

–

Quartus II SignalTap® embedded logic analyzer simplifies

in-system design evaluation by giving access to internal nodes

during device operation

–

Supports popular revision-control software packages including

PVCS, RCS, and SCCS

Table 3. APEX 20KC QFP & BGA Package Options & I/O Count

Notes (1), (2)

Device

208-Pin PQFP 240-Pin PQFP

356-Pin BGA

652-Pin BGA

EP20K200C

136

168

271

EP20K400C

488

EP20K600C

488

EP20K1000C

488

APEX20KC 데이터시트(PDF) 3 Page - Altera Corporation

APEX20KC 데이터시트(HTML) 3 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

데이터시트 다운로드

링크 URL