APEX20KC datasheet(11/90 Pages) ALTERA

11 / 90 page

Altera Corporation

APEX 20KC Programmable Logic Device Data Sheet

The LAB-wide control signals can be generated from the LAB local

interconnect, global signals, and dedicated clock pins. The inherent low

skew of the FastTrack interconnect enables it to be used for clock

distribution. Figure 4 shows the LAB control signal generation circuit.

Figure 4. LAB Control Signal Generation

Notes to Figure 4:

(1)

The LABCLR1 and LABCLR2 signals also control asynchronous load and asynchronous preset for LEs within the

LAB.

(2)

The SYNCCLR signal can be generated by the local interconnect or global signals.

Logic Element

The LE, the smallest unit of logic in the APEX 20KC architecture, is

compact and provides efficient logic usage. Each LE contains a four-input

LUT, which is a function generator that can quickly implement any

function of four variables. In addition, each LE contains a programmable

interconnect, MegaLAB interconnect, and FastTrack interconnect routing

structures. See Figure 5.

SYNCCLR

or LABCLK2

(2)

SYNCLOAD

or LABCLKENA2

LABCLK1

LABCLKENA1

LABCLR2

(1)

LABCLR1

(1)

Dedicated

Clocks

Global

Signals

Local

Interconnect

Local

Interconnect

Local

Interconnect

Local

Interconnect

APEX20KC 데이터시트(PDF) 11 Page - Altera Corporation

APEX20KC 데이터시트(HTML) 11 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

데이터시트 다운로드

링크 URL