| 전자부품 데이터시트 검색엔진 |
|
APEX20KC 데이터시트(PDF) 17 Page - Altera Corporation |
|
|
|||||||||||||||||||||||||||||
APEX20KC 데이터시트(HTML) 17 Page - Altera Corporation |
|
17 / 90 page ![]() Altera Corporation 17 APEX 20KC Programmable Logic Device Data Sheet Figure 8. APEX 20KC LE Operating Modes Notes to Figure 8: (1) LEs in normal mode support register packing. (2) There are two LAB-wide clock enables per LAB. (3) When using the carry-in in normal mode, the packed register feature is unavailable. (4) A register feedback multiplexer is available on LE1 of each LAB. (5) The DATA1 and DATA2 input signals can supply counter enable, up or down control, or register feedback signals for LEs other than the second LE in an LAB. (6) The LAB-wide synchronous clear and LAB wide synchronous load affect all registers in an LAB. PRN CLRN DQ 4-Input LUT Carry-In (3) Cascade-Out Cascade-In LE Out Normal Mode (1) PRN CLRN DQ Cascade-Out Cascade-In 3-Input LUT Carry-In 3-Input LUT Carry-Out Arithmetic Mode Counter Mode data1 (5) data2 (5) PRN CLRN DQ Carry-In LUT 3-Input 3-Input LUT Carry-Out data3 (data) Cascade-Out Cascade-In LAB-Wide Synchronous Load (6) LAB-Wide Synchronous Clear (6) (4) LE Out LE Out LE Out LE Out LE Out ENA LAB-Wide Clock Enable (2) ENA LAB-Wide Clock Enable (2) ENA LAB-Wide Clock Enable (2) data1 data2 data1 data2 data3 data4 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |