APEX20KC datasheet(36/90 Pages) ALTERA

36 / 90 page

Altera Corporation

APEX 20KC Programmable Logic Device Data Sheet

f For more information on APEX 20KC devices and CAM, see Application

Note 119 (Implementing High-Speed Search Applications with APEX CAM).

Driving Signals to the ESB

ESBs provide flexible options for driving control signals. Different clocks

can be used for the ESB inputs and outputs. Registers can be inserted

independently on the data input, data output, read address, write

address, WE, and RE signals. The global signals and the local interconnect

can drive the WE and RE signals. The global signals, dedicated clock pins,

and local interconnect can drive the ESB clock signals. Because the LEs

drive the local interconnect, the LEs can control the WE and RE signals and

the ESB clock, clock enable, and asynchronous clear signals. Figure 24

shows the ESB control signal generation logic.

Figure 24. ESB Control Signal Generation

An ESB is fed by the local interconnect, which is driven by adjacent LEs

(for high-speed connection to the ESB) or the MegaLAB interconnect. The

ESB can drive the local, MegaLAB, or FastTrack interconnect routing

structure to drive LEs and IOEs in the same MegaLAB structure or

anywhere in the device.

RDEN

WREN

INCLOCK

INCLKENA

OUTCLOCK

OUTCLKENA

Dedicated

Clocks

Global

Signals

Local

Interconnect

Local

Interconnect

Local

Interconnect

Local

Interconnect

Local

Interconnect

Local

Interconnect

INCLR

OUTCLR

APEX20KC 데이터시트(PDF) 36 Page - Altera Corporation

APEX20KC 데이터시트(HTML) 36 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

데이터시트 다운로드

링크 URL