전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

WM8944BECS/R 데이터시트(PDF) 88 Page - Cirrus Logic

부품명 WM8944BECS/R
상세설명  Mono Low-Power CODEC with Video Buffer
PDF  165 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8944BECS/R 데이터시트(HTML) 88 Page - Cirrus Logic

Back Button WM8944BECS/R Datasheet HTML 84Page - Cirrus Logic WM8944BECS/R Datasheet HTML 85Page - Cirrus Logic WM8944BECS/R Datasheet HTML 86Page - Cirrus Logic WM8944BECS/R Datasheet HTML 87Page - Cirrus Logic WM8944BECS/R Datasheet HTML 88Page - Cirrus Logic WM8944BECS/R Datasheet HTML 89Page - Cirrus Logic WM8944BECS/R Datasheet HTML 90Page - Cirrus Logic WM8944BECS/R Datasheet HTML 91Page - Cirrus Logic WM8944BECS/R Datasheet HTML 92Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 88 / 165 page
background image
WM8944B
88
Rev 4.3
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
14:13
GP1_PULL [1:0]
00
GPIO1 pull-up / pull-down Enable
00 = no pull-up or pull-down
01 = pull-down
10 = pull-up
11 = reserved
12
GP1_INT_
MODE
0
GPIO1 Interrupt Mode
0 = GPIO interrupt is rising edge
triggered (if GP1_POL=0) or falling
edge triggered (if GP1_POL =1)
1 = GPIO interrupt is triggered on
rising and falling edges
10
GP1_POL
0
GPIO1 Polarity Select
0 = Non-inverted
1 = Inverted
5
GP1_LVL
0
GPIO1 level. Write to this bit to set
a GPIO output. Read from this bit to
read GPIO input level.
When GP1_POL is set, the register
contains the opposite logic level to
the external pin.
3:0
GP1_FN [3:0]
0000
GPIO1 Pin Function
(see Table 62 for details)
R14 (0Eh)
GPIO2
Control
15
GP2_DIR
1
GPIO2 Pin Direction
0 = Output
1 = Input
14:13
GP2_PULL [1:0]
10
GPIO2 pull-up / pull-down Enable
00 = no pull-up or pull-down
01 = pull-down
10 = pull-up
11 = reserved
12
GP2_INT_
MODE
0
GPIO2 Interrupt Mode
0 = GPIO interrupt is rising edge
triggered (if GP2_POL=0) or falling
edge triggered (if GP2_POL =1)
1 = GPIO interrupt is triggered on
rising and falling edges
10
GP2_POL
0
GPIO2 Polarity Select
0 = Non-inverted
1 = Inverted
5
GP2_LVL
0
GPIO2 level. Write to this bit to set
a GPIO output. Read from this bit to
read GPIO input level.
When GP2_POL is set, the register
contains the opposite logic level to
the external pin.
3:0
GP2_FN [3:0]
0000
GPIO2 Pin Function
(see Table 62 for details)
Table 61 GPIO Control
GPIO FUNCTION SELECT
The available GPIO functions are described in Table 62. The function of each GPIO is set using the
GPn_FN register, where n identifies the GPIO pin (1 or 2).
Note that the polarity of the GPIO inputs and outputs may be selected using the GPn_POL register
bits. When GPn_POL = 1, then the polarity is inverted with respect to the descriptions below.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com