전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

WM8944BECS/R 데이터시트(PDF) 98 Page - Cirrus Logic

부품명 WM8944BECS/R
상세설명  Mono Low-Power CODEC with Video Buffer
PDF  165 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CIRRUS [Cirrus Logic]
홈페이지  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8944BECS/R 데이터시트(HTML) 98 Page - Cirrus Logic

Back Button WM8944BECS/R Datasheet HTML 94Page - Cirrus Logic WM8944BECS/R Datasheet HTML 95Page - Cirrus Logic WM8944BECS/R Datasheet HTML 96Page - Cirrus Logic WM8944BECS/R Datasheet HTML 97Page - Cirrus Logic WM8944BECS/R Datasheet HTML 98Page - Cirrus Logic WM8944BECS/R Datasheet HTML 99Page - Cirrus Logic WM8944BECS/R Datasheet HTML 100Page - Cirrus Logic WM8944BECS/R Datasheet HTML 101Page - Cirrus Logic WM8944BECS/R Datasheet HTML 102Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 98 / 165 page
background image
WM8944B
98
Rev 4.3
DCVDD
0V
LDOVDD
0V
Vpora
Vpord_off
LO
POR
Undefined
HI
Internal POR
Internal POR active
Device Ready
Internal POR active
Vpora_on
Figure 43 Power On Reset Timing - DCVDD Enabled First
The POR
¯¯¯ signal is undefined until LDOVDD has exceeded the minimum threshold, Vpora Once this
threshold has been exceeded, POR
¯¯¯ is asserted low and the chip is held in reset. In this condition, all
writes to the control interface are ignored. Once LDOVDD and DCVDD have both reached their
respective power on thresholds, POR
¯¯¯ is released high, all registers are in their default state, and
writes to the control interface may take place.
Note that a minimum power-on reset period, TPOR, applies even if LDOVDD and DCVDD have zero
rise time. (This specification is guaranteed by design rather than test.)
On power down, POR
¯¯¯ is asserted low when LDOVDD or DCVDD falls below their respective power-
down thresholds.
Typical Power-On Reset parameters for the WM8944B are defined in Table 69.
SYMBOL
DESCRIPTION
MIN
TYP
MAX
UNIT
Vpora
Power-On undefined threshold (LDOVDD)
0.5
V
Vpora_on
Power-On threshold (LDOVDD/DBVDD)
1.17
V
Vpora_off
Power-Off threshold (LDOVDD/DBVDD)
1.13
V
Vpord_on
Power-On threshold (DCVDD)
0.66
V
Vpord_off
Power-Off threshold (DCVDD)
0.64
V
TPOR
Minimum Power-On Reset period
10.6
s
Table 69 Typical Power-On Reset Parameters
Separate Power-On Reset circuits are also implemented on the DBVDD and SPKVDD domains.
These circuits ensure correct device behaviour whenever these supplies are enabled or disabled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com