| 전자부품 데이터시트 검색엔진 |
|
L6986I 데이터시트(PDF) 25 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L6986I 데이터시트(HTML) 25 Page - STMicroelectronics |
|
25 / 60 page ![]() whereas the zero is defined as: fPHF= 1 2∙π∙R0∙C0+Cp (15) 5.3 Voltage divider The contribution of the internal voltage divider for fixed output voltage devices is: GDIV(s)= R2R1+R2=VFBVOUT (16) A small signal capacitor in parallel to the upper resistor (see figure below) of the voltage divider implements a leading network (fzero < fpole), sometimes necessary to improve the system phase margin: Figure 28. Leading network example The Laplace transformer of the leading network is: GDIV(s)= R2R1+R2∙1+sfZ1+sfP (17) where fZ= 12∙π∙R1∙CR1 (18) fP= 1 2∙π∙R1∙R2 R1+R2∙CR1 fZ<fP 5.4 Total loop gain In summary, the open loop gain can be expressed as: G (s)= GDIV(s)∙GC0(s)∙A0(s) (19) L6986I Voltage divider DS13647 - Rev 2 page 25/60 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |