PIFE32251B-R47MS datasheet(29/96 Pages) TI1

29 / 96 page

TPS65094

www.ti.com

SWCS133C – SEPTEMBER 2015 – REVISED FEBRUARY 2019

Submit Documentation Feedback

Product Folder Links: TPS65094

Detailed Description

(1)

When powered from a 5-V supply through the DRV5V_2_A1 pin. Otherwise, maximum current is limited by maximum IOUT of LDO5.

(2)

For LPDDR3 and LPDDR4 memory, SWB1_2 is configured to V1P8U and controlled by SLP_S4B. For DDR3L memory, SWB1_2 is

configured to either V3P3S or V1P8S and controlled by SLP_S3B.

Detailed Description

6.1

Overview

The TPS65094x device provides all the necessary power supplies for the Intel Reference Designs. For an

overview of the different OTP configurations, consult Table 3-1. The following VRs are integrated: three

step-down controllers (BUCK1, BUCK2, and BUCK6), three step-down converters (BUCK3, BUCK4, and

BUCK5), a sink and source LDO (VTT LDO), three low-voltage VIN LDOs (LDOA1–LDOA3), and three

load switches that are managed by power-up sequence logic to provide the proper power rails,

sequencing, and protection. All VRs have a built-in discharge resistor, and the value can be changed by

the DISCHCNT1–DISCHCNT3 and LDOA1_CTRL registers. When enabling a VR, the PMIC automatically

disconnects the discharge resistor for that rail without any I2C command. Table 6-1 summarizes the key

characteristics of the voltage rails.

Table 6-1. Summary of Voltage Regulators

RAIL

TYPE

INPUT VOLTAGE

(V)

OUTPUT VOLTAGE RANGE

(V)

TYPICAL

APPLICATION

CURRENT

(mA)

MIN

MAX

MIN

TYP

MAX

BUCK1 (VNN)

Step-down controller

4.5

0.5

1.05

1.67

5000

BUCK2 (VCCGI)

Step-down controller

4.5

0.5

1.67

21000

BUCK3

(VCCRAM)

Step-down converter

4.5

5.5

0.65

1.05

3.575

3000

BUCK4 (V1P8A)

Step-down converter

4.5

5.5

0.65

1.8

3.575

1500

BUCK5 (V1P24A) Step-down converter

4.5

5.5

0.5

1.24

1.67

1900

BUCK6 (VDDQ)

Step-down controller

4.5

0.5

OTP dependent

1.67

7000

LDOA1

LDO

4.5

5.5

1.35

OTP dependent

3.3

200(1)

LDOA2

LDO

1.62

1.98

0.7

OTP dependent

1.5

600

LDOA3

LDO

1.62

1.98

0.7

OTP dependent

1.5

600

SWA1

Load switch

0.5

3.3

300

SWB1_2(2)

Load switch

0.5

3.3

800 (combined)

VTT

Sink and source

LDO

BUCK6 output

VBUCK6 / 2

OTP dependent

PIFE32251B-R47MS 데이터시트(PDF) 29 Page - Texas Instruments

PIFE32251B-R47MS 데이터시트(HTML) 29 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

데이터시트 다운로드

링크 URL