전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

PIFE32251B-R47MS 데이터시트(PDF) 67 Page - Texas Instruments

부품명 PIFE32251B-R47MS
상세설명  PMIC for Intel Apollo Lake Platform
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

PIFE32251B-R47MS 데이터시트(HTML) 67 Page - Texas Instruments

Back Button PIFE32251B-R47MS Datasheet HTML 63Page - Texas Instruments PIFE32251B-R47MS Datasheet HTML 64Page - Texas Instruments PIFE32251B-R47MS Datasheet HTML 65Page - Texas Instruments PIFE32251B-R47MS Datasheet HTML 66Page - Texas Instruments PIFE32251B-R47MS Datasheet HTML 67Page - Texas Instruments PIFE32251B-R47MS Datasheet HTML 68Page - Texas Instruments PIFE32251B-R47MS Datasheet HTML 69Page - Texas Instruments PIFE32251B-R47MS Datasheet HTML 70Page - Texas Instruments PIFE32251B-R47MS Datasheet HTML 71Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 96 page
background image
67
TPS65094
www.ti.com
SWCS133C – SEPTEMBER 2015 – REVISED FEBRUARY 2019
Submit Documentation Feedback
Product Folder Links: TPS65094
Detailed Description
Copyright © 2015–2019, Texas Instruments Incorporated
6.6.28 PWR_FAULT_MASK2: VR Power Fault Mask2 Register (offset = A3h) [reset = 0011 0111]
Figure 6-46. PWR_FAULT_MASK2 Register (offset = A3h) [reset = 0011 0111]
Bit
7
6
5
4
3
2
1
0
Bit Name
RESERVED
RESERVED
V5ANA_
FLTMSK
LDOA1_
FLTMSK
VTT_
FLTMSK
SWB1_2_
FLTMSK[1]
SWB1_2_
FLTMSK[0]
LDOA3_
FLTMSK
TPS65094x
0
0
1
1
0
1
1
1
Access
R
R/W
R/W
R/W
R/W
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 6-39. PWR_FAULT_MASK2 Register Field Descriptions
Bit
Field
Type Reset
Description
5
V5ANA_FLTMSK
R/W
1
V5ANA Power Fault Mask. When masked, power fault from V5ANA does not
cause PMIC shutdown.
0: Not masked
1: Masked
4
LDOA1_FLTMSK
R/W
1
LDOA1 Power Fault Mask. When masked, power fault from LDOA1 does not
cause PMIC shutdown.
0: Not masked
1: Masked
3
VTT_FLTMSK
R/W
0
VTT LDO Power Fault Mask. When masked, power fault from VTT LDO does
not cause PMIC shutdown.
0: Not Masked
1: Masked
2–1
SWB1_2_FLTMSK
R/W
11
SWB1_2 Power Fault Mask. When masked, power fault from SWB1_2 does not
cause PMIC shutdown.
00: Not masked
11: Masked
01-10 = RESERVED
0
LDOA3_FLTMSK
R/W
1
LDOA3 Power Fault Mask. When masked, power fault from LDOA3 does not
cause PMIC shutdown.
0: Not masked
1: Masked
6.6.29 DISCHCNT4: Discharge Control4 Register (offset = ADh) [reset = 0110 0001]
Figure 6-47. DISCHCNT4 Register (offset = ADh) [reset = 0110 0001]
Bit
7
6
5
4
3
2
1
0
Bit Name
RESERVED
RESERVED
RESERVED
VTT_DIS
RESERVED
RESERVED
RESERVED
RESERVED
TPS65094x
0
1
1
0
0
0
0
1
Access
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
LEGEND: R/W = Read/Write; R = Read only; -n = value after reset
Table 6-40. DISCHNT4 Register Field Descriptions
Bit
Field
Type Reset
Description
4
VTT_DIS
R/W
0
VTT_LDO discharge resistance
0 = No discharge
1 = 100 Ω



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com