전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PIFE32251B-R47MS 데이터시트(PDF) 45 Page - Texas Instruments

부품명 PIFE32251B-R47MS
상세설명  PMIC for Intel Apollo Lake Platform
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

PIFE32251B-R47MS 데이터시트(HTML) 45 Page - Texas Instruments

Back Button PIFE32251B-R47MS Datasheet HTML 41Page - Texas Instruments PIFE32251B-R47MS Datasheet HTML 42Page - Texas Instruments PIFE32251B-R47MS Datasheet HTML 43Page - Texas Instruments PIFE32251B-R47MS Datasheet HTML 44Page - Texas Instruments PIFE32251B-R47MS Datasheet HTML 45Page - Texas Instruments PIFE32251B-R47MS Datasheet HTML 46Page - Texas Instruments PIFE32251B-R47MS Datasheet HTML 47Page - Texas Instruments PIFE32251B-R47MS Datasheet HTML 48Page - Texas Instruments PIFE32251B-R47MS Datasheet HTML 49Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 96 page
background image
S0
SLP_S0B
VTT
BUCK1 (VNN)
PCH_PWROK
S0iX
S0
BUCK2 (VCCGI)
BUCK3 (VCCRAM)
SLP_S3B
SLP_S4B
3.3 V
1.8 V
1.05 V
0 V
0 V
Host sets VR to 0 V through I
2C
Host sets VR to 0 V through I
2C
0 V
˜ 100 µs
VID
VID
VID
SET VID by Host
˜ 5 ms
45
TPS65094
www.ti.com
SWCS133C – SEPTEMBER 2015 – REVISED FEBRUARY 2019
Submit Documentation Feedback
Product Folder Links: TPS65094
Detailed Description
Copyright © 2015–2019, Texas Instruments Incorporated
6.3.5.3
Connected Standby Entry and Exit
Figure 6-9. Connected Standby Entry and Exit Sequence
S0 to S0iX (Connected Standby) entry and exit occurs when SLP_S0B is pulled low and high,
respectively. In Connected Standby state, VTT LDO is turned off, but all PGOODs remain asserted.
BUCK1–BUCK3 are not disabled, but instead stop switching while BUCK4–BUCK6 remain in regulation.
SWB1_2 also stays enabled. On entry, BUCK2 and BUCK3 decay to 0 V with their VID registers retaining
the last programmed values to which the BUCKs ramp back up on exit. The host can write to
BUCK2CTRL and BUCK3CTRL registers regardless of the state of the SLP_S0B pin while SLP_S3B and
SLP_S4B are high, which means that BUCK2 and BUCK3 can be changed to ramp to a different voltage
upon exiting S0iX than they had when entering S0iX state. BUCK1 ramps back up to the default value
(1.05 V).
Table 6-11 summarizes status of each VR in Connected Standby state.
Table 6-11. Summary of Rails on Connected Standby Entry and Exit
VR
S0
→ S0IX
S0IX
→ S0
BUCK1 (VNN)
0 V
1.05 V
BUCK2 (VCCGI)
0 V
0 V
BUCK3 (VCCRAM)
0 V
1.05 V
BUCK4 (V1P8A)
VID value
VID value
BUCK5 (V1P24A)
VID value
VID value
BUCK6 (VDDQ)
OTP dependent
OTP dependent
VTT LDO (VTT)
OFF
VDDQ / 2
SWB1_2
ON
ON



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com