전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

HC705CT4GRS/D 데이터시트(PDF) 20 Page - NXP Semiconductors

부품명 HC705CT4GRS/D
상세설명  General Release Specification
PDF  152 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NXP [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo NXP - NXP Semiconductors

HC705CT4GRS/D 데이터시트(HTML) 20 Page - NXP Semiconductors

Back Button HC705CT4GRS/D Datasheet HTML 16Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 17Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 18Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 19Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 20Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 21Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 22Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 23Page - NXP Semiconductors HC705CT4GRS/D Datasheet HTML 24Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 152 page
background image
General Description
General Release Specification
MC68HC705CT4 — Rev. 2.0
20
General Description
MOTOROLA
1.4 Signal Description
The following paragraphs describe the signals.
1.4.1 VDD and VSS
Power is supplied to the microcontroller’s digital circuits using these two
pins. VDD is the positive supply and VSS is ground.
1.4.2 VDD2 and VSS2
Power is supplied to noise-susceptible circuitry such as the phase-
locked loop (PLL), comparators, and oscillators that require “cleaner”
supplies using these two pins. VDD2 is the positive supply and VSS2 is
ground.
1.4.3 Maskable Interrupt Request (IRQ/VPP)
This pin supplies the EPROM with the required programming voltage. In
addition, this pin has a mask option as specified by the user that
provides one of two different choices of interrupt triggering sensitivity.
The options are:
1. Negative edge-sensitive triggering only
2. Both negative edge-sensitive and level-sensitive triggering
The microcontroller unit (MCU) completes the current instruction before
it responds to the interrupt request. When IRQ goes low for at least one
tILIH, a logic 1 is latched internally to signify that an interrupt has been
requested. When the MCU completes its current instruction, the interrupt
latch is tested. If the interrupt latch contains a logic 1 and the interrupt
mask bit (I bit) in the condition code register is clear, the MCU then
begins the interrupt sequence.
If the option is selected to include level-sensitive triggering, the IRQ input
requires an external resistor to VDD for wire-OR operation.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com